{"id":"https://openalex.org/W2098784703","doi":"https://doi.org/10.1109/isqed.2004.1283716","title":"Concurrent error detection for combinational and sequential logic via output compaction","display_name":"Concurrent error detection for combinational and sequential logic via output compaction","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2098784703","doi":"https://doi.org/10.1109/isqed.2004.1283716","mag":"2098784703"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067901099","display_name":"Sobeeh Almukhaizim","orcid":null},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Almukhaizim","raw_affiliation_strings":["Electrical Engineering Department, Yale University, New Heaven, CT, USA","[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Yale University, New Heaven, CT, USA","institution_ids":["https://openalex.org/I32971472"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA]","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081378199","display_name":"Petros Drineas","orcid":"https://orcid.org/0000-0003-1994-8670"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Drineas","raw_affiliation_strings":["Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer Polytechnic Institute"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytechnic Institute","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Makris","raw_affiliation_strings":["Electrical Engineering Department, Yale University, New Heaven, CT, USA","Yale University  ;"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Yale University, New Heaven, CT, USA","institution_ids":["https://openalex.org/I32971472"]},{"raw_affiliation_string":"Yale University  ;","institution_ids":["https://openalex.org/I32971472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067901099"],"corresponding_institution_ids":["https://openalex.org/I32971472"],"apc_list":null,"apc_paid":null,"fwci":0.6776,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72993431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"c 24","issue":null,"first_page":"459","last_page":"464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6849322319030762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6581016778945923},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.6113783121109009},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6073195338249207},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5770490169525146},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.565363883972168},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4864068031311035},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.46941789984703064},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.46236756443977356},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4255392551422119},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.41949862241744995},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36170047521591187},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24643737077713013},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07366922497749329}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6849322319030762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6581016778945923},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.6113783121109009},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6073195338249207},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5770490169525146},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.565363883972168},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4864068031311035},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.46941789984703064},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.46236756443977356},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4255392551422119},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.41949862241744995},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36170047521591187},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24643737077713013},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07366922497749329},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.9945","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.9945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.yale.edu/trela/papers/isqed04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1714865987","https://openalex.org/W2019829264","https://openalex.org/W2047207707","https://openalex.org/W2051251956","https://openalex.org/W2056137754","https://openalex.org/W2122819799","https://openalex.org/W2125775910","https://openalex.org/W2129183345","https://openalex.org/W2130969484","https://openalex.org/W2133687702","https://openalex.org/W2137211463","https://openalex.org/W2155584038","https://openalex.org/W2156689805","https://openalex.org/W2157482771","https://openalex.org/W2162953658","https://openalex.org/W2971174528","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2141941412","https://openalex.org/W2188166871","https://openalex.org/W1939541994","https://openalex.org/W2386022279","https://openalex.org/W2045651232","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W818963952","https://openalex.org/W2146663621"],"abstract_inverted_index":{"We":[0,13,35,51,72],"discuss":[1,87],"the":[2,15,23,47,74,79,88],"problem":[3],"of":[4],"non-intrusive":[5],"concurrent":[6],"error":[7,49,70],"detection":[8],"(CED)":[9],"for":[10,46,68],"random":[11],"logic.":[12],"analyze":[14],"optimal":[16],"solution":[17],"model":[18],"and":[19,85,96],"we":[20,86],"point":[21],"out":[22],"limitations":[24,45,67],"that":[25],"prevent":[26],"logic":[27],"synthesis":[28,66],"from":[29],"yielding":[30],"a":[31,54,60],"minimal":[32],"cost":[33,75],"implementation.":[34],"explain":[36],"how":[37],"duplication-based":[38],"CED":[39,56],"exploits":[40],"decomposition":[41,62],"to":[42,64,98],"alleviate":[43,65],"these":[44],"unrestricted":[48],"model.":[50],"then":[52],"examine":[53],"compaction-based":[55],"method,":[57],"which":[58],"employs":[59],"similar":[61],"principle":[63],"restricted":[69],"models.":[71],"demonstrate":[73],"reduction":[76],"achieved":[77],"by":[78],"decomposed":[80],"method":[81],"through":[82],"experimental":[83],"results":[84],"points":[89],"where":[90],"optimality":[91],"is":[92],"lost,":[93],"possible":[94],"remedies,":[95],"extension":[97],"finite":[99],"state":[100],"machines":[101],"(FSMs).":[102]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}