{"id":"https://openalex.org/W2140119827","doi":"https://doi.org/10.1109/isqed.2004.1283710","title":"Low power and high performance circuit techniques for high fan-in dynamic gates","display_name":"Low power and high performance circuit techniques for high fan-in dynamic gates","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2140119827","doi":"https://doi.org/10.1109/isqed.2004.1283710","mag":"2140119827"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101688896","display_name":"Ge Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ge Yang","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031504487","display_name":"Zhongda Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhongda Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032003182","display_name":"Sung\u2010Mo Kang","orcid":"https://orcid.org/0000-0001-6321-6659"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101688896"],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":2.9624,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.91130704,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"421","last_page":"424"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8074812889099121},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.7472020387649536},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7159568667411804},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.7096560001373291},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.5760582685470581},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5649314522743225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.560787558555603},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5569178462028503},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5291022658348083},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4924679696559906},{"id":"https://openalex.org/keywords/fan-in","display_name":"Fan-in","score":0.48774033784866333},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48353123664855957},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.48220813274383545},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.4615255892276764},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.4404093325138092},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4334549307823181},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4319475591182709},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.42932701110839844},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3718852698802948},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3436124920845032},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.287935733795166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25500109791755676},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.16868865489959717},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.14016112685203552},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.12938496470451355},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1281455159187317},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0975504219532013}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8074812889099121},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.7472020387649536},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7159568667411804},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.7096560001373291},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.5760582685470581},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5649314522743225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.560787558555603},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5569178462028503},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5291022658348083},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4924679696559906},{"id":"https://openalex.org/C179431463","wikidata":"https://www.wikidata.org/wiki/Q1760638","display_name":"Fan-in","level":2,"score":0.48774033784866333},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48353123664855957},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.48220813274383545},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.4615255892276764},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.4404093325138092},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4334549307823181},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4319475591182709},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42932701110839844},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3718852698802948},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3436124920845032},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.287935733795166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25500109791755676},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.16868865489959717},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.14016112685203552},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.12938496470451355},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1281455159187317},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0975504219532013},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283710","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1559687563","https://openalex.org/W1934415477","https://openalex.org/W1985055077","https://openalex.org/W1988102072","https://openalex.org/W2083124406","https://openalex.org/W2133979350","https://openalex.org/W2150090234","https://openalex.org/W2167967857","https://openalex.org/W2168753134","https://openalex.org/W2171357178","https://openalex.org/W4254118099","https://openalex.org/W6640432219"],"related_works":["https://openalex.org/W2118900528","https://openalex.org/W2397758652","https://openalex.org/W3012469827","https://openalex.org/W2949071089","https://openalex.org/W3201227081","https://openalex.org/W2184285466","https://openalex.org/W2912152518","https://openalex.org/W3005002226","https://openalex.org/W2140119827","https://openalex.org/W3202132727"],"abstract_inverted_index":{"Domino":[0],"keeper":[1,32,43,70],"has":[2],"to":[3,6,34,50],"be":[4],"upsized":[5],"keep":[7],"the":[8,18,24,42],"noise":[9],"margin":[10],"in":[11],"high":[12],"fan-in":[13],"dynamic":[14],"gates,":[15],"which":[16],"increases":[17],"power":[19,52,74],"consumption":[20,53,75],"and":[21,54,76,80],"slows":[22],"down":[23],"evaluation.":[25],"We":[26],"propose":[27],"a":[28],"four-phase":[29],"non-full":[30],"swing":[31,39],"design":[33,71],"solve":[35],"this":[36],"dilemma.":[37],"Non-full":[38],"switching":[40],"at":[41],"gate":[44,60],"together":[45],"with":[46],"alleviated":[47],"contention":[48],"help":[49],"reduce":[51,73],"delay.":[55],"Simulation":[56],"of":[57],"16-input":[58],"OR":[59],"using":[61],"0.13/spl":[62],"mu/m":[63],"CMOS":[64],"SPICE":[65],"parameters":[66],"shows":[67],"that":[68],"proposed":[69],"can":[72],"delay":[77],"by":[78],"26%":[79],"24%,":[81],"respectively.":[82]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}