{"id":"https://openalex.org/W2158804792","doi":"https://doi.org/10.1109/isqed.2004.1283709","title":"Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies","display_name":"Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2158804792","doi":"https://doi.org/10.1109/isqed.2004.1283709","mag":"2158804792"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017386059","display_name":"B. Chatterjee","orcid":"https://orcid.org/0000-0003-3698-872X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"B. Chatterjee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Krishnamurthy","raw_affiliation_strings":["Microprocessor Research, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Research, Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017386059"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.6939,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.8514381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"415","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9017117619514465},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.8555015921592712},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7623886466026306},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6740437746047974},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6017653942108154},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.57149338722229},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5596849322319031},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5582740902900696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.533134937286377},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5037094950675964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4305073916912079},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4151357114315033},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.41182494163513184},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35672783851623535},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.29707449674606323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.263447105884552}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9017117619514465},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.8555015921592712},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7623886466026306},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6740437746047974},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6017653942108154},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.57149338722229},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5596849322319031},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5582740902900696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.533134937286377},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5037094950675964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4305073916912079},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4151357114315033},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41182494163513184},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35672783851623535},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.29707449674606323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.263447105884552},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.324.3863","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.324.3863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p415.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1498071943","https://openalex.org/W1521862294","https://openalex.org/W1527137186","https://openalex.org/W1633471522","https://openalex.org/W2039097694","https://openalex.org/W2041027560","https://openalex.org/W2075059680","https://openalex.org/W2118177820","https://openalex.org/W2126970815","https://openalex.org/W2127908169","https://openalex.org/W2131862714","https://openalex.org/W2133388010","https://openalex.org/W2161202223","https://openalex.org/W2166243422","https://openalex.org/W2171182853","https://openalex.org/W2171357178"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W2059009651","https://openalex.org/W2150513440","https://openalex.org/W4254482168","https://openalex.org/W18274992","https://openalex.org/W2098328611","https://openalex.org/W2100009051","https://openalex.org/W2168226525","https://openalex.org/W3174071739","https://openalex.org/W2142914495"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"discuss":[4],"the":[5,52,84,114],"design":[6],"of":[7,40,55,74],"leakage":[8],"tolerant":[9],"wide-OR":[10,110],"domino":[11,43,56,111],"gates":[12,58],"for":[13,65,83,113],"deep":[14],"submicron":[15],"(DSM),":[16],"bulk":[17],"CMOS":[18],"technologies.":[19,67],"Technology":[20],"scaling":[21],"is":[22],"resulting":[23,34],"in":[24,27,35,103],"3-5x":[25],"increase":[26],"transistor":[28],"I/sub":[29],"OFF///spl":[30],"mu/m":[31],"per":[32],"generation":[33],"15%-30%":[36],"noise":[37,53],"margin":[38,54],"degradation":[39],"high":[41],"performance":[42],"gates.":[44],"We":[45],"investigate":[46],"several":[47],"techniques":[48,88],"that":[49],"can":[50],"improve":[51],"logic":[57],"and":[59,95,108],"thereby":[60],"ensure":[61,106],"their":[62],"reliable":[63],"operation":[64],"sub-130nm":[66],"Our":[68],"simulations":[69],"indicate":[70],"that,":[71],"selective":[72],"usage":[73],"dual":[75],"V/sub":[76],"TH/":[77],"transistors":[78,100],"shows":[79],"acceptable":[80],"energy-delay":[81],"tradeoffs":[82],"90nm":[85],"technology.":[86],"However,":[87],"like":[89],"supply":[90],"voltage":[91],"(V/sub":[92],"cc/)":[93],"reduction":[94],"using":[96],"non-minimum":[97],"L/sub":[98],"c/":[99],"are":[101],"required":[102],"order":[104],"to":[105],"robust":[107],"scalable":[109],"designs":[112],"70nm":[115],"generation.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}