{"id":"https://openalex.org/W2145194000","doi":"https://doi.org/10.1109/isqed.2004.1283706","title":"A versatile high speed bit error rate testing scheme","display_name":"A versatile high speed bit error rate testing scheme","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2145194000","doi":"https://doi.org/10.1109/isqed.2004.1283706","mag":"2145194000"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101632967","display_name":"Yongquan Fan","orcid":"https://orcid.org/0009-0002-7204-7708"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Yongquan Fan","raw_affiliation_strings":["McGill University, Montreal, QC, CA","Microelectronics and Computer System Laboratory, McGill University, Canada"],"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, QC, CA","institution_ids":[]},{"raw_affiliation_string":"Microelectronics and Computer System Laboratory, McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083345045","display_name":"Z. Zeljko","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Z. Zeljko","raw_affiliation_strings":["Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Microelectron. & Comput. Syst. Lab., McGill Univ., Montreal, Que., Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052672647","display_name":"Man Wah Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Man Wah Chiang","raw_affiliation_strings":["Microelectronics and Computer System Laboratory, McGill University, Canada"],"affiliations":[{"raw_affiliation_string":"Microelectronics and Computer System Laboratory, McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101632967"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.7939,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.73210359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"395","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.8683981895446777},{"id":"https://openalex.org/keywords/additive-white-gaussian-noise","display_name":"Additive white Gaussian noise","score":0.7770411968231201},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6924691796302795},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.50941401720047},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43006718158721924},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.37684619426727295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3362697660923004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3348744511604309},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1386573612689972},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13675549626350403},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06928747892379761}],"concepts":[{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.8683981895446777},{"id":"https://openalex.org/C169334058","wikidata":"https://www.wikidata.org/wiki/Q353292","display_name":"Additive white Gaussian noise","level":3,"score":0.7770411968231201},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6924691796302795},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.50941401720047},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43006718158721924},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.37684619426727295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3362697660923004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3348744511604309},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1386573612689972},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13675549626350403},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06928747892379761},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.496.337","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.496.337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p395.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1939348723","https://openalex.org/W1985043179","https://openalex.org/W1989600114","https://openalex.org/W2109283493","https://openalex.org/W2116938470","https://openalex.org/W2752061190","https://openalex.org/W2752853835","https://openalex.org/W2798333393","https://openalex.org/W3128611524","https://openalex.org/W4249900313"],"related_works":["https://openalex.org/W2124039066","https://openalex.org/W2062607947","https://openalex.org/W2917237719","https://openalex.org/W3175815506","https://openalex.org/W2159567781","https://openalex.org/W2808551685","https://openalex.org/W2990613306","https://openalex.org/W2152274405","https://openalex.org/W2118875463","https://openalex.org/W2474432681"],"abstract_inverted_index":{"The":[0],"quality":[1,20],"of":[2,21,60,74,93],"a":[3,82],"digital":[4],"communication":[5],"interface":[6],"can":[7],"be":[8],"characterized":[9],"by":[10],"its":[11,33],"bit":[12],"error":[13],"rate":[14],"(BER)":[15],"performance.":[16],"To":[17,76],"ensure":[18],"the":[19,22,72,99,105,119],"manufactured":[23],"interface,":[24],"it":[25],"is":[26,38],"critical":[27],"to":[28,68],"quickly":[29],"and":[30,58,104,126],"precisely":[31],"test":[32,53],"BER":[34,37,52,70,86,100],"behavior.":[35],"Traditionally,":[36],"evaluated":[39],"using":[40],"software":[41],"simulations,":[42],"which":[43,65],"are":[44,49,56,66],"very":[45],"time-consuming.":[46],"Though":[47],"there":[48],"some":[50],"standalone":[51],"products,":[54],"they":[55],"expensive":[57],"none":[59],"them":[61],"includes":[62],"channel":[63],"emulators,":[64],"essential":[67],"testing":[69,87],"under":[71],"presence":[73],"noise.":[75],"overcome":[77],"these":[78],"problems,":[79],"we":[80],"present":[81],"versatile":[83],"scheme":[84,91],"for":[85],"in":[88,124],"FPGAs.":[89],"This":[90],"consists":[92],"two":[94],"intellectual":[95],"property":[96],"(IP)":[97],"cores:":[98],"tester":[101],"(BERT)":[102],"core":[103],"additive":[106],"white":[107],"Gaussian":[108],"noise":[109],"(AWGN)":[110],"generator":[111],"core.":[112],"We":[113],"demonstrate":[114],"through":[115],"case":[116],"studies":[117],"that":[118],"proposed":[120],"solution":[121],"exhibits":[122],"advantages":[123],"speed":[125],"cost":[127],"over":[128],"existing":[129],"solutions.":[130]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}