{"id":"https://openalex.org/W2122944491","doi":"https://doi.org/10.1109/isqed.2004.1283704","title":"Buffered clock tree for high quality IC design","display_name":"Buffered clock tree for high quality IC design","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2122944491","doi":"https://doi.org/10.1109/isqed.2004.1283704","mag":"2122944491"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076577142","display_name":"Rishi Chaturvedi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Chaturvedi","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr Eng., Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":3.7253,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.93890347,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"381","last_page":"386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6621294021606445},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6558299660682678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6553118824958801},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6255998611450195},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5005948543548584},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46713948249816895},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4445207417011261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4369274973869324},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.41285353899002075},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3453318476676941},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24596476554870605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23876366019248962},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22487705945968628},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11299672722816467},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08604297041893005}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6621294021606445},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6558299660682678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6553118824958801},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6255998611450195},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5005948543548584},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46713948249816895},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4445207417011261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4369274973869324},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.41285353899002075},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3453318476676941},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24596476554870605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23876366019248962},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22487705945968628},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11299672722816467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08604297041893005}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.485.8901","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.485.8901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p381.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1522212583","https://openalex.org/W1556480701","https://openalex.org/W1992904457","https://openalex.org/W2011778848","https://openalex.org/W2023981464","https://openalex.org/W2053295722","https://openalex.org/W2056496431","https://openalex.org/W2116259070","https://openalex.org/W2122533670","https://openalex.org/W2124507438","https://openalex.org/W2124891222","https://openalex.org/W2128237591","https://openalex.org/W2128335981","https://openalex.org/W2136768070","https://openalex.org/W2140367260","https://openalex.org/W2144232914","https://openalex.org/W2148609278","https://openalex.org/W2152486274","https://openalex.org/W2157210245","https://openalex.org/W2163637408","https://openalex.org/W2170428543","https://openalex.org/W3127394485","https://openalex.org/W3150661190","https://openalex.org/W3209981646","https://openalex.org/W4230037553","https://openalex.org/W4235168608","https://openalex.org/W4237096326","https://openalex.org/W4247242901","https://openalex.org/W6677486628","https://openalex.org/W6678341815","https://openalex.org/W6679208939"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2199871724","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W2087612346","https://openalex.org/W1490763633"],"abstract_inverted_index":{"In":[0,31],"ultra-deep":[1],"submicron":[2],"VLSI":[3],"designs,":[4],"clock":[5,35,52,109],"network":[6],"layout":[7],"plays":[8],"an":[9,157],"increasingly":[10],"important":[11],"role":[12],"on":[13,80,138],"determining":[14],"circuit":[15],"quality":[16],"indicated":[17],"by":[18,154],"timing,":[19],"power":[20,23,56,100],"consumption,":[21],"cost,":[22,99],"supply":[24,57],"noise":[25,58],"and":[26,59,73,94,102,122,131,151],"tolerance":[27,61],"to":[28,41,62,91,104,115],"process":[29,63,105],"variations.":[30,64,106],"this":[32,81],"paper,":[33],"a":[34,83,117],"tree":[36],"routing":[37,163],"algorithm":[38,128,145],"is":[39,89,129],"proposed":[40,127,144],"achieve":[42],"any":[43],"prescribed":[44],"non-zero":[45],"skews":[46],"which":[47,97],"are":[48,77,112],"useful":[49],"in":[50],"reducing":[51],"cycle":[53],"time,":[54],"suppressing":[55],"improving":[60],"The":[65,126],"interactions":[66],"among":[67],"skew":[68,119,162],"targets,":[69],"sink":[70],"location":[71],"proximities":[72],"capacitive":[74],"load":[75],"balance":[76],"analyzed.":[78],"Based":[79],"analysis,":[82],"maximum":[84],"delay-target":[85],"ordering":[86],"merging":[87],"scheme":[88],"suggested":[90],"minimize":[92],"wire":[93,124,150],"buffer":[95,152],"area":[96],"imply":[98],"consumption":[101],"vulnerability":[103],"During":[107],"the":[108,143,148],"routing,":[110],"buffers":[111],"inserted":[113],"simultaneously":[114],"facilitate":[116],"proper":[118],"rate":[120],"level":[121],"reduce":[123,147],"snaking.":[125],"simple":[130],"fast":[132],"for":[133],"practical":[134],"applications.":[135],"Experimental":[136],"results":[137],"benchmark":[139],"circuits":[140],"show":[141],"that":[142],"can":[146],"total":[149],"capacitance":[153],"60%":[155],"over":[156],"extension":[158],"of":[159],"existing":[160],"zero":[161],"method.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}