{"id":"https://openalex.org/W2168201176","doi":"https://doi.org/10.1109/isqed.2004.1283698","title":"A scalable communication-centric SoC interconnect architecture","display_name":"A scalable communication-centric SoC interconnect architecture","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2168201176","doi":"https://doi.org/10.1109/isqed.2004.1283698","mag":"2168201176"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000193253","display_name":"Cristian Grecu","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"C. Grecu","raw_affiliation_strings":["SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078441163","display_name":"Partha Pratim Pande","orcid":"https://orcid.org/0000-0002-5930-8531"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P.P. Pande","raw_affiliation_strings":["SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Ivanov","raw_affiliation_strings":["SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111280120","display_name":"R. Saleh","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Saleh","raw_affiliation_strings":["SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SoC Research Lab, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":3.066,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.93095411,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"343","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7630143165588379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6739176511764526},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6701927185058594},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6658934354782104},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5722230672836304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4551820456981659},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44250237941741943},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34297996759414673},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1278643012046814}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7630143165588379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6739176511764526},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6701927185058594},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6658934354782104},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5722230672836304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4551820456981659},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44250237941741943},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34297996759414673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1278643012046814},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/isqed.2004.1283698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.130.5771","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.130.5771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://soc.ece.ubc.ca/soc/publications/partha_isqed_04.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.461.1570","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.461.1570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.wsu.edu/~pande/Conference_Papers/ISQED_2004.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.492.3088","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.492.3088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p343.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1574542534","https://openalex.org/W1593266071","https://openalex.org/W1862367345","https://openalex.org/W2011403724","https://openalex.org/W2019913009","https://openalex.org/W2098656685","https://openalex.org/W2104603273","https://openalex.org/W2119122672","https://openalex.org/W2119677480","https://openalex.org/W2122957076","https://openalex.org/W2123184444","https://openalex.org/W2133355890","https://openalex.org/W2146421115","https://openalex.org/W2171825402","https://openalex.org/W4245203543"],"related_works":["https://openalex.org/W2383828164","https://openalex.org/W2152033542","https://openalex.org/W1990755820","https://openalex.org/W2015228774","https://openalex.org/W2563665962","https://openalex.org/W3153161784","https://openalex.org/W2144563801","https://openalex.org/W2099270794","https://openalex.org/W1526558911","https://openalex.org/W2544224778"],"abstract_inverted_index":{"System":[0],"on":[1,102],"Chip":[2],"(SoC)":[3],"design":[4,65,134],"in":[5,27,111,122,144],"the":[6,12,24,28,71,83,86,116,120,130,140,145,160,165,177,182,192],"forthcoming":[7],"billion-transistor":[8],"era":[9],"will":[10],"involve":[11],"integration":[13],"of":[14,23,85,133,159,172,194],"numerous":[15],"heterogeneous":[16],"semiconductor":[17],"intellectual":[18],"property":[19],"(IP)":[20],"blocks.":[21],"Some":[22],"main":[25],"problems":[26,53],"ultra":[29],"deep":[30],"submicron":[31],"technologies":[32],"arise":[33],"from":[34],"nonscalable":[35,48],"global":[36,42,109,124],"wire":[37,142],"delays,":[38],"failure":[39],"to":[40,64,152],"achieve":[41],"synchronization":[43],"and":[44,88,119,185],"difficulties":[45],"associated":[46],"with":[47,57,98,170],"bus-based":[49,174],"functional":[50],"interconnect.":[51],"These":[52],"can":[54,126,148,198],"be":[55,127,149,199],"dealt":[56],"by":[58,201],"using":[59],"a":[60,99,173,202],"structured":[61],"interconnect":[62,77,183],"template":[63],"future":[66],"SoCs.":[67],"Recently,":[68],"we":[69,94,179],"introduced":[70],"butterfly":[72],"fat-tree":[73],"as":[74],"an":[75],"overall":[76,104],"architecture,":[78],"where":[79],"IPs":[80],"reside":[81],"at":[82,90,129],"leaves":[84],"tree":[87],"switches":[89],"its":[91],"vertices.":[92],"Here,":[93],"analyze":[95],"this":[96,112],"architecture":[97,114],"particular":[100],"focus":[101],"achieving":[103],"timing":[105],"closure.":[106],"The":[107],"only":[108],"wires":[110,118,125],"routing":[113],"are":[115,188],"inter-switch":[117,141],"delays":[121],"these":[123],"predicted":[128],"initial":[131],"stages":[132],"cycle.":[135],"Our":[136],"analysis":[137,166],"shows":[138],"that":[139,171,197],"delay":[143,184],"networked":[146],"SoC":[147],"always":[150],"designed":[151],"fit":[153],"within":[154],"one":[155],"clock":[156],"cycle,":[157],"regardless":[158],"system":[161,186],"size.":[162],"We":[163],"contrast":[164],"for":[167],"our":[168],"network":[169],"architecture.":[175],"For":[176],"latter,":[178],"illustrate":[180],"how":[181],"size":[187],"interrelated,":[189],"thereby":[190],"limiting":[191],"number":[193],"IP":[195],"blocks":[196],"connected":[200],"bus.":[203]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}