{"id":"https://openalex.org/W2097295000","doi":"https://doi.org/10.1109/isqed.2004.1283696","title":"A sensitivity based approach to analyzing signal delay uncertainty of coupled interconnects","display_name":"A sensitivity based approach to analyzing signal delay uncertainty of coupled interconnects","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2097295000","doi":"https://doi.org/10.1109/isqed.2004.1283696","mag":"2097295000"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113168256","display_name":"M. Kulkarni","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kulkarni","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108493600","display_name":"T. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.4137,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.5907929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"331","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7406468987464905},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.72272789478302},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.7088813781738281},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6819129586219788},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6165059208869934},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5990756750106812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5620697140693665},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5383175015449524},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5178461670875549},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4774394631385803},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.45335403084754944},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21387925744056702},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17863819003105164},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.17121335864067078},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1698627769947052},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10776889324188232},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.10502654314041138}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7406468987464905},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.72272789478302},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.7088813781738281},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6819129586219788},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6165059208869934},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5990756750106812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5620697140693665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5383175015449524},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5178461670875549},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4774394631385803},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.45335403084754944},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21387925744056702},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17863819003105164},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.17121335864067078},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1698627769947052},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10776889324188232},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.10502654314041138},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2034793671","https://openalex.org/W2047326825","https://openalex.org/W2082544129","https://openalex.org/W2119870417","https://openalex.org/W2120177652","https://openalex.org/W2120566121","https://openalex.org/W2121626067","https://openalex.org/W2121870953","https://openalex.org/W2142868932","https://openalex.org/W2144052076","https://openalex.org/W2145522570","https://openalex.org/W2146745830","https://openalex.org/W2152296685","https://openalex.org/W2162523242","https://openalex.org/W2166758690","https://openalex.org/W3148660165","https://openalex.org/W4238696474","https://openalex.org/W4254624701","https://openalex.org/W6793581205"],"related_works":["https://openalex.org/W2289987414","https://openalex.org/W2386114299","https://openalex.org/W2347291799","https://openalex.org/W2766876417","https://openalex.org/W2350165513","https://openalex.org/W4283025278","https://openalex.org/W2111457822","https://openalex.org/W2357701105","https://openalex.org/W2118294958","https://openalex.org/W2518203484"],"abstract_inverted_index":{"Rapid":[0],"advances":[1],"in":[2],"VLSI":[3],"technology":[4],"have":[5],"enabled":[6],"shrinking":[7],"feature":[8],"sizes,":[9],"wire":[10,13],"widths,":[11],"and":[12,94],"spacings":[14],"making":[15],"the":[16,43,49,54,84,98],"effects":[17],"of":[18,67],"coupling":[19,30,51],"capacitance":[20],"more":[21,35],"apparent.":[22],"As":[23],"signals":[24],"switch":[25],"faster,":[26],"noise":[27,52],"due":[28,47,70],"to":[29,48,63,71,97],"between":[31,91],"neighboring":[32],"wires":[33],"becomes":[34],"pronounced.":[36],"Changing":[37],"relative":[38],"signal":[39,73],"arrival":[40,74],"times":[41,75],"alters":[42],"victim":[44,55],"line":[45],"delay":[46,65],"varying":[50],"on":[53],"line.":[56],"We":[57],"propose":[58],"a":[59,88],"sensitivity":[60],"based":[61],"method":[62,86],"analyze":[64],"uncertainties":[66],"coupled":[68],"interconnects":[69],"uncertain":[72],"at":[76],"its":[77],"inputs.":[78],"Our":[79],"simulation":[80],"results":[81],"show":[82],"that":[83],"proposed":[85],"strikes":[87],"good":[89],"balance":[90],"model":[92],"accuracy":[93],"complexity":[95],"compared":[96],"existing":[99],"approaches.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}