{"id":"https://openalex.org/W2134749098","doi":"https://doi.org/10.1109/isqed.2004.1283691","title":"Estimating phase-locked loop jitter due to substrate coupling: a cyclostationary approach","display_name":"Estimating phase-locked loop jitter due to substrate coupling: a cyclostationary approach","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2134749098","doi":"https://doi.org/10.1109/isqed.2004.1283691","mag":"2134749098"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083906620","display_name":"H.H.Y. Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"H.H.Y. Chan","raw_affiliation_strings":["Microelectronics and Computer Systems Laboratory, Department of ECE, McGill University, Montreal, QUE, Canada","[Dept. of ECE, McGill Univ., Montreal, Que., Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics and Computer Systems Laboratory, Department of ECE, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Dept. of ECE, McGill Univ., Montreal, Que., Canada]","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":null,"display_name":"Z. Zilic","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Z. Zilic","raw_affiliation_strings":["Microelectronics and Computer Systems Laboratory, Department of ECE, McGill University, Montreal, QUE, Canada","[Dept. of ECE, McGill Univ., Montreal, Que., Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics and Computer Systems Laboratory, Department of ECE, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"[Dept. of ECE, McGill Univ., Montreal, Que., Canada]","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.241,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79080751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"ucb erl m92 41","issue":null,"first_page":"309","last_page":"314"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9472626447677612},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8435133099555969},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7001439332962036},{"id":"https://openalex.org/keywords/cyclostationary-process","display_name":"Cyclostationary process","score":0.6905947327613831},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5846289992332458},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5139517188072205},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.49867939949035645},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.48762694001197815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4597395360469818},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4300699830055237},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.42181602120399475},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.42107632756233215},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3510110080242157},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2391490340232849},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1616884171962738},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.0733044445514679}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9472626447677612},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8435133099555969},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7001439332962036},{"id":"https://openalex.org/C178351263","wikidata":"https://www.wikidata.org/wiki/Q3922399","display_name":"Cyclostationary process","level":3,"score":0.6905947327613831},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5846289992332458},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5139517188072205},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.49867939949035645},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.48762694001197815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4597395360469818},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4300699830055237},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.42181602120399475},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.42107632756233215},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3510110080242157},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2391490340232849},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1616884171962738},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0733044445514679},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283691","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283691","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W562583503","https://openalex.org/W1489682248","https://openalex.org/W1511688816","https://openalex.org/W1573975632","https://openalex.org/W1580654973","https://openalex.org/W1585651733","https://openalex.org/W2065787689","https://openalex.org/W2066120708","https://openalex.org/W2104340505","https://openalex.org/W2111991111","https://openalex.org/W2119927257","https://openalex.org/W2143486179","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2401743820","https://openalex.org/W2354050524","https://openalex.org/W766471173","https://openalex.org/W4295813049","https://openalex.org/W2389594899","https://openalex.org/W1997845338","https://openalex.org/W2899616528","https://openalex.org/W2899351227","https://openalex.org/W2142978107","https://openalex.org/W2083878249"],"abstract_inverted_index":{"On-chip":[0],"phase-locked":[1],"loops":[2],"(PLLs)":[3],"are":[4],"critical":[5],"components":[6],"for":[7,44],"clock":[8],"generation":[9],"and":[10,15],"recovery":[11],"in":[12],"high-speed":[13],"communication":[14],"data":[16],"processing":[17],"systems.":[18],"The":[19,52],"presence":[20],"of":[21],"partially-correlated":[22],"substrate":[23,40],"noise":[24],"presents":[25],"a":[26,35],"new":[27],"challenge":[28],"to":[29],"predicting":[30],"PLL":[31],"jitter.":[32],"We":[33],"propose":[34],"model":[36,54],"that":[37],"describes":[38],"the":[39],"noise-to-jitter":[41],"transfer":[42],"characteristics":[43],"CMOS":[45],"ring":[46],"oscillator-based":[47],"PLLs":[48],"on":[49],"epitaxial":[50],"substrates.":[51],"proposed":[53],"is":[55],"verified":[56],"against":[57],"jitter":[58],"simulations.":[59]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}