{"id":"https://openalex.org/W2133667516","doi":"https://doi.org/10.1109/isqed.2004.1283676","title":"Functional vector generation for combinational circuits based on data path coverage metric and mixed integer linear programming","display_name":"Functional vector generation for combinational circuits based on data path coverage metric and mixed integer linear programming","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2133667516","doi":"https://doi.org/10.1109/isqed.2004.1283676","mag":"2133667516"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024317470","display_name":"J. Sosa","orcid":"https://orcid.org/0000-0003-1838-3073"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. Sosa","raw_affiliation_strings":["Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002557940","display_name":"Juan A. Montiel\u2013Nelson","orcid":"https://orcid.org/0000-0003-4323-8097"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.A. Montiel-Nelson","raw_affiliation_strings":["Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109538597","display_name":"H. Navarro","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"H. Navarro","raw_affiliation_strings":["Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013527015","display_name":"J.C. Garc\u00eda","orcid":"https://orcid.org/0000-0002-9367-9475"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.C. Garcia","raw_affiliation_strings":["Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering and Automation, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Autom., Univ. of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024317470"],"corresponding_institution_ids":["https://openalex.org/I119635470"],"apc_list":null,"apc_paid":null,"fwci":0.5293,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67419985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7967889308929443},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.7243783473968506},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6594627499580383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6069201231002808},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5146342515945435},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.5069068074226379},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.50364750623703},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.4971149265766144},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4967382550239563},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4633086025714874},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4427134394645691},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4230911433696747},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4135356843471527},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.34937167167663574},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3475014567375183},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2891140878200531},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09117963910102844}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7967889308929443},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.7243783473968506},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6594627499580383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6069201231002808},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5146342515945435},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.5069068074226379},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.50364750623703},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.4971149265766144},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4967382550239563},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4633086025714874},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4427134394645691},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4230911433696747},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4135356843471527},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34937167167663574},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3475014567375183},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2891140878200531},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09117963910102844},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.482.4738","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.482.4738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p217.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323737","display_name":"Ministerio de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1541510538","https://openalex.org/W1987786682","https://openalex.org/W2004917085","https://openalex.org/W2011645538","https://openalex.org/W2036887642","https://openalex.org/W2071559752","https://openalex.org/W2086053354","https://openalex.org/W2105791428","https://openalex.org/W2154211329","https://openalex.org/W2168793350","https://openalex.org/W4231871729","https://openalex.org/W4236718534","https://openalex.org/W4300809515"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2074526596","https://openalex.org/W2169337913","https://openalex.org/W4242010157","https://openalex.org/W1851795671"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"a":[3,15,22,35,58,73],"functional":[4,40],"vector":[5],"generation":[6],"method":[7],"to":[8,38],"maximize":[9],"the":[10],"data":[11],"path":[12],"coverage":[13,44],"of":[14,42,61],"combinational":[16],"circuit":[17],"is":[18],"introduced.":[19],"We":[20],"present":[21],"new":[23,36],"gate":[24],"model":[25],"based":[26,45,56],"on":[27,46,57],"sensitization":[28],"requirements":[29],"for":[30],"transition":[31],"propagation,":[32],"and":[33,54],"introduce":[34],"methodology":[37],"obtain":[39],"vectors":[41],"maximum":[43],"Mixed":[47],"Integer":[48],"Linear":[49],"Programming":[50],"(MILP).":[51],"Performance":[52],"comparison":[53],"results":[55,68],"large":[59],"set":[60],"MCNC'91":[62],"benchmark":[63],"circuits":[64],"are":[65],"given.":[66],"Experimental":[67],"show":[69],"significant":[70],"speedups":[71],"over":[72],"greedy":[74],"SAT":[75],"method.":[76]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}