{"id":"https://openalex.org/W2162844696","doi":"https://doi.org/10.1109/isqed.2004.1283673","title":"A clustering based area I/O planning for flip-chip technology","display_name":"A clustering based area I/O planning for flip-chip technology","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2162844696","doi":"https://doi.org/10.1109/isqed.2004.1283673","mag":"2162844696"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004547069","display_name":"James Wang","orcid":"https://orcid.org/0000-0002-8497-9943"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Wang","raw_affiliation_strings":["Department of Electrical Computer Engineering, University of Arizona Tucson, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, University of Arizona Tucson, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036973365","display_name":"K.K. Muchherla","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.K. Muchherla","raw_affiliation_strings":["Department of Electrical Computer Engineering, University of Arizona Tucson, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, University of Arizona Tucson, USA","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008020421","display_name":"Jai Ganesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.G. Kumar","raw_affiliation_strings":["Department of Electrical Computer Engineering, University of Arizona Tucson, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, University of Arizona Tucson, USA","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004547069"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.6776,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.74350595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":null,"first_page":"196","last_page":"201"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7559559345245361},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7530169486999512},{"id":"https://openalex.org/keywords/flip-chip","display_name":"Flip chip","score":0.7045992016792297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6456952095031738},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5608258843421936},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5173527598381042},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43800801038742065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3377605080604553},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12934625148773193},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10313206911087036},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0813111960887909},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07741129398345947}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7559559345245361},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7530169486999512},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.7045992016792297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6456952095031738},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5608258843421936},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5173527598381042},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43800801038742065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3377605080604553},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12934625148773193},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10313206911087036},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0813111960887909},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07741129398345947},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.501.6737","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.501.6737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p196.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1862552898","https://openalex.org/W1980129108","https://openalex.org/W2120209227","https://openalex.org/W2132094931","https://openalex.org/W2145260588","https://openalex.org/W2145374351","https://openalex.org/W2154560201","https://openalex.org/W2161314156"],"related_works":["https://openalex.org/W1018338587","https://openalex.org/W2134878430","https://openalex.org/W4251140533","https://openalex.org/W2018755015","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845","https://openalex.org/W1929041301","https://openalex.org/W2038859986","https://openalex.org/W2104315811"],"abstract_inverted_index":{"The":[0,40],"complexity":[1],"of":[2,11],"nanometer":[3],"SoC":[4],"design":[5,13],"requires":[6],"the":[7,35,65],"codesign":[8],"and":[9,14,56,72,75],"development":[10],"circuit":[12],"packaging":[15,38],"technology":[16],"to":[17,51],"enable":[18],"a":[19,29,43],"successful":[20],"'total":[21],"integrated":[22],"solution'.":[23],"In":[24],"this":[25],"paper":[26],"we":[27],"introduce":[28],"new":[30],"area":[31,47,57],"I/O":[32,48,58],"algorithm":[33,41,50],"for":[34],"recent":[36],"flip-chip":[37],"technology.":[39],"combines":[42],"clustering":[44],"technique":[45],"with":[46,82],"planning":[49],"avoid":[52],"iterations":[53],"during":[54],"\"placement":[55],"pad":[59],"assignment\".":[60],"Experiment":[61],"results":[62],"show":[63],"that":[64],"total":[66],"interconnect":[67],"length":[68],"(including":[69],"both":[70],"on-chip":[71],"off-chip":[73],"parts)":[74],"delay":[76],"are":[77],"reduced":[78],"by":[79],"10-15%":[80],"comparing":[81],"traditional":[83],"algorithms.":[84]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}