{"id":"https://openalex.org/W2140190379","doi":"https://doi.org/10.1109/isqed.2004.1283670","title":"Design tools for packaging","display_name":"Design tools for packaging","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2140190379","doi":"https://doi.org/10.1109/isqed.2004.1283670","mag":"2140190379"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018039807","display_name":"L. Immaneni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L. Immaneni","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036038185","display_name":"Arjun Kapur","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kapur","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066244308","display_name":"B. G. Neal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Neal","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018039807"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17095221,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12971","display_name":"Material Properties and Processing","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2211","display_name":"Mechanics of Materials"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12971","display_name":"Material Properties and Processing","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2211","display_name":"Mechanics of Materials"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9643999934196472,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9595999717712402,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6664166450500488},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.611153781414032},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5811485052108765},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5122250914573669},{"id":"https://openalex.org/keywords/cost-reduction","display_name":"Cost reduction","score":0.4462137818336487},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4162072539329529},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40787985920906067},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.39390766620635986},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.38858404755592346},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3529907464981079},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25827741622924805},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1376895010471344}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6664166450500488},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.611153781414032},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5811485052108765},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5122250914573669},{"id":"https://openalex.org/C2778820799","wikidata":"https://www.wikidata.org/wiki/Q3454688","display_name":"Cost reduction","level":2,"score":0.4462137818336487},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4162072539329529},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40787985920906067},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39390766620635986},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.38858404755592346},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3529907464981079},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25827741622924805},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1376895010471344},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2605213108","https://openalex.org/W2615048239","https://openalex.org/W2316623618","https://openalex.org/W3048441775","https://openalex.org/W2964608086","https://openalex.org/W2949512651","https://openalex.org/W2516090180","https://openalex.org/W2540146847","https://openalex.org/W1583475842","https://openalex.org/W2913476047"],"abstract_inverted_index":{"Increasing":[0],"package":[1],"design":[2,22,30,40],"complexity":[3],"and":[4,12,20,33,45,67],"performance":[5],"requirements,":[6],"shorter":[7],"time":[8],"to":[9,28,35,74,77],"market":[10],"demands,":[11],"cost":[13],"reduction":[14],"targets":[15],"require":[16],"efficient":[17],"tool":[18],"suites":[19],"standardized":[21],"processes.":[23],"There":[24],"is":[25],"a":[26,37],"need":[27,73],"integrate":[29],"tools,":[31],"environments":[32],"processes":[34],"provide":[36],"true":[38],"concurrent":[39],"methodology":[41],"between":[42],"IC,":[43],"Package":[44],"Board.":[46],"This":[47],"paper":[48],"focuses":[49],"specifically":[50],"on":[51],"the":[52,65,69,79],"necessary":[53],"evil":[54],"\"Packaging\"":[55],"area.":[56],"It":[57],"describes":[58],"how":[59],"Intel's":[60],"packaging":[61],"tools":[62],"evolved":[63],"through":[64],"years":[66],"outlines":[68],"future":[70],"challenges":[71],"that":[72],"be":[75],"addressed":[76],"make":[78],"overall":[80],"process":[81],"as":[82,84],"seamless":[83],"possible.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}