{"id":"https://openalex.org/W2131357819","doi":"https://doi.org/10.1109/isqed.2004.1283669","title":"Shifting methods: adopting a design for manufacture flow","display_name":"Shifting methods: adopting a design for manufacture flow","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2131357819","doi":"https://doi.org/10.1109/isqed.2004.1283669","mag":"2131357819"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053501895","display_name":"John Ferguson","orcid":"https://orcid.org/0000-0001-6609-2073"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":true,"raw_author_name":"J. Ferguson","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053501895"],"corresponding_institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":0.6194,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62241953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"171","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8852216005325317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6212613582611084},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5915875434875488},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5890941023826599},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5233073234558105},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4688008427619934},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4392542541027069},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4321310222148895},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.3704802691936493},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.32885077595710754},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.32502973079681396},{"id":"https://openalex.org/keywords/industrial-engineering","display_name":"Industrial engineering","score":0.3218843340873718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28768065571784973},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2727070450782776},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17797616124153137}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8852216005325317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6212613582611084},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5915875434875488},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5890941023826599},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5233073234558105},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4688008427619934},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4392542541027069},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4321310222148895},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.3704802691936493},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.32885077595710754},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32502973079681396},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.3218843340873718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28768065571784973},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2727070450782776},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17797616124153137},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2004.1283669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.496.7966","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.496.7966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/isqed04/pdffiles/p171.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2136195639"],"related_works":["https://openalex.org/W2048044560","https://openalex.org/W2088294739","https://openalex.org/W1988896275","https://openalex.org/W2026259318","https://openalex.org/W2183741735","https://openalex.org/W2135497248","https://openalex.org/W4246351405","https://openalex.org/W2121129272","https://openalex.org/W1573321145","https://openalex.org/W1970762549"],"abstract_inverted_index":{"Unlike":[0],"traditional":[1],"design":[2,53,163],"rule":[3,59],"checks":[4],"(DRCs),":[5],"which":[6,39],"have":[7,40,48],"a":[8,25,31,41,72,108,129,162,185,195],"clear":[9],"pass":[10],"or":[11,34,101,197],"fail":[12],"definition,":[13],"yield":[14,121,203],"issues,":[15,38],"such":[16],"as":[17,52],"density":[18],"and":[19,55,87,117,155,160,174,193,204],"antenna":[20],"checks,":[21],"are":[22,91],"dependent":[23],"on":[24,44,70,128,192],"number":[26],"of":[27,68,85,111],"variables,":[28],"resulting":[29,200],"in":[30,57,65,74,80,98,158,201],"yes,":[32],"no":[33],"maybe":[35],"paradigm.":[36],"These":[37],"major":[42],"impact":[43,145],"total":[45],"chip":[46,146],"yield,":[47],"typically":[49],"been":[50],"identified":[51],"constraints":[54],"embedded":[56],"DRC":[58,93],"files.":[60],"But":[61],"there":[62],"is":[63,113,152],"little":[64],"the":[66,138,153,176,181],"way":[67],"information":[69,127],"how":[71,141],"change":[73],"layout":[75,143],"relates":[76],"to":[77,140,183],"overall":[78],"improvement":[79],"yield.":[81,147],"With":[82],"advanced":[83],"processes":[84],"130nm":[86],"smaller,":[88],"designs":[89],"that":[90,179],"verified":[92],"clean":[94],"can":[95],"still":[96],"result":[97],"poorly":[99],"yielding":[100],"even":[102],"non-functioning":[103],"silicon.":[104],"For":[105],"this":[106],"reason,":[107],"new":[109,149],"method":[110],"communication":[112,150],"needed":[114],"between":[115],"designer":[116,182],"manufacturer":[118,139],"for":[119,164],"determining":[120],"issues.":[122],"Rather":[123],"than":[124],"being":[125],"provided":[126],"simple":[130],"pass/fail":[131],"basis,":[132],"designers":[133],"need":[134],"immediate":[135],"access":[136],"from":[137],"various":[142],"characteristics":[144],"This":[148],"loop":[151],"first":[154],"necessary":[156],"step":[157],"adopting":[159],"implementing":[161,194],"manufacture":[165],"(DFM)":[166],"flow.":[167],"Such":[168],"an":[169],"approach":[170],"identifies":[171],"trouble":[172],"spots":[173],"provides":[175],"important":[177],"data":[178],"allows":[180],"determine":[184],"cost/yield":[186],"analysis.":[187],"Designers":[188],"will":[189],"be":[190],"deciding":[191],"\"fix":[196],"fab\"":[198],"methodology,":[199],"greater":[202],"control.":[205]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}