{"id":"https://openalex.org/W2134398826","doi":"https://doi.org/10.1109/isqed.2004.1283649","title":"Leakage increase of narrow and short BCPMOS","display_name":"Leakage increase of narrow and short BCPMOS","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W2134398826","doi":"https://doi.org/10.1109/isqed.2004.1283649","mag":"2134398826"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086224973","display_name":"Yue Xu","orcid":"https://orcid.org/0000-0001-8787-0153"},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":true,"raw_author_name":"Y.Z. Xu","raw_affiliation_strings":["Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040307483","display_name":"O. Pohland","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"O. Pohland","raw_affiliation_strings":["Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018996846","display_name":"Chengkun Cai","orcid":"https://orcid.org/0000-0003-4009-338X"},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"C. Cai","raw_affiliation_strings":["Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108736772","display_name":"H. Puchner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127281","display_name":"Cypress Semiconductor Corporation (United States)","ror":"https://ror.org/02wpc5d77","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127281"]},{"id":"https://openalex.org/I76610242","display_name":"Cypress Semiconductor Corporation (Japan)","ror":"https://ror.org/0561ky130","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210127281","https://openalex.org/I76610242"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"H. Puchner","raw_affiliation_strings":["Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","[Cypress Semiconductor, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Research and Development, Cypress Semiconductors, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210127281"]},{"raw_affiliation_string":"[Cypress Semiconductor, San Jose, CA, USA]","institution_ids":["https://openalex.org/I76610242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5086224973"],"corresponding_institution_ids":["https://openalex.org/I4210127281","https://openalex.org/I76610242"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17149667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9753082990646362},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9462118744850159},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.8015105724334717},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.7404481172561646},{"id":"https://openalex.org/keywords/boron","display_name":"Boron","score":0.6470175385475159},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5620588660240173},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.561863124370575},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4723585546016693},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4605056941509247},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40083205699920654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16218024492263794},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08128613233566284},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.056371212005615234}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9753082990646362},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9462118744850159},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.8015105724334717},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7404481172561646},{"id":"https://openalex.org/C501308230","wikidata":"https://www.wikidata.org/wiki/Q618","display_name":"Boron","level":2,"score":0.6470175385475159},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5620588660240173},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.561863124370575},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4723585546016693},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4605056941509247},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40083205699920654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16218024492263794},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08128613233566284},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.056371212005615234},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2106124642","https://openalex.org/W2143084036","https://openalex.org/W2165717905","https://openalex.org/W2171007056","https://openalex.org/W2537589677","https://openalex.org/W6676078495"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2006330903"],"abstract_inverted_index":{"The":[0],"leakage":[1,19,43,92,103],"performance":[2],"of":[3,42,61,71,76],"BCPMOS":[4],"(buried":[5],"channel":[6,49,85],"PMOS)":[7],"is":[8,26,80,98],"investigated":[9],"by":[10,54,82],"experimentally":[11],"varying":[12],"the":[13,40,59,62,66,69,72,83,91,94,102],"LDD":[14,24,97],"implant":[15,25],"conditions.":[16],"An":[17],"anomalous":[18],"increase":[20,41],"with":[21],"a":[22,29],"boron":[23,55,77],"observed":[27],"for":[28,45,105],"small":[30,106],"geometry":[31,107],"(narrow":[32],"and":[33,47,64],"short)":[34],"PMOS.":[35],"Experimental":[36],"results":[37],"indicate":[38],"that":[39],"current":[44,104],"narrow":[46],"short":[48],"PMOS":[50,96],"can":[51],"be":[52],"explained":[53],"piling":[56,78],"up":[57,79],"at":[58],"edge":[60],"STI":[63],"from":[65],"source/drain":[67],"towards":[68],"middle":[70],"channel.":[73],"Further":[74],"confirmation":[75],"proven":[81],"surface":[84],"NMOS":[86],"threshold":[87],"voltage.":[88],"Based":[89],"on":[90],"sensitivity,":[93],"BC":[95],"optimized":[99],"to":[100],"reduce":[101],"transistors.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}