{"id":"https://openalex.org/W1800290674","doi":"https://doi.org/10.1109/isqed.2004.1283646","title":"Methodology for automated layout migration for 90nm Itanium/spl reg/2 processor design","display_name":"Methodology for automated layout migration for 90nm Itanium/spl reg/2 processor design","publication_year":2004,"publication_date":"2004-05-06","ids":{"openalex":"https://openalex.org/W1800290674","doi":"https://doi.org/10.1109/isqed.2004.1283646","mag":"1800290674"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2004.1283646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109071301","display_name":"Kuang\u2010Kuo Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kuang-Kuo Lin","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112705840","display_name":"Sirisha Rani Kale","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Kale","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111236008","display_name":"Ankita Nigam","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Nigam","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109071301"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60129184,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6862373948097229},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6826328039169312},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6261252760887146},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6156126856803894},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5852011442184448},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4700545072555542},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4696076810359955},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4556550979614258},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4530786871910095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1935717761516571},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17012742161750793},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.14326539635658264},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09779798984527588}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6862373948097229},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6826328039169312},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6261252760887146},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6156126856803894},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5852011442184448},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4700545072555542},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4696076810359955},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4556550979614258},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4530786871910095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1935717761516571},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17012742161750793},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.14326539635658264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09779798984527588},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2004.1283646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2004.1283646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306689","display_name":"Fetzer Institute","ror":"https://ror.org/02t1yaf39"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2076959326","https://openalex.org/W2148720570"],"related_works":["https://openalex.org/W4285224955","https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145"],"abstract_inverted_index":{"Unlike":[0],"past":[1],"semiconductor":[2],"manufacturing":[3],"processes,":[4],"nanometer":[5],"technology":[6],"has":[7],"seen":[8],"an":[9],"exponential":[10],"growth":[11],"of":[12,24,61,96],"complex":[13],"design":[14,88],"rules":[15],"and":[16,49],"constraints.":[17],"As":[18],"a":[19,57,97],"result,":[20],"direct":[21],"optical":[22],"shrink":[23],"products":[25],"between":[26],"process":[27,43,58,72],"nodes":[28],"is":[29],"becoming":[30],"less":[31],"feasible.":[32],"To":[33],"facilitate":[34],"aggressive":[35],"time-to-market":[36],"requirements":[37],"by":[38,78],"re-using":[39],"designs":[40],"under":[41],"new":[42,45,71],"technology,":[44],"CAD":[46],"automation":[47],"tools":[48],"methodologies":[50],"have":[51],"been":[52],"developed.":[53],"This":[54],"paper":[55],"describes":[56],"shifting":[59],"flow":[60],"130nm":[62],"custom":[63],"layout":[64,80],"to":[65],"90nm.":[66],"Design":[67],"challenges":[68],"at":[69],"the":[70,87,94],"will":[73,90],"first":[74],"be":[75,91],"overviewed,":[76],"followed":[77],"EDA-assisted":[79],"migration.":[81],"Finally,":[82],"productivity":[83],"gains":[84],"together":[85],"with":[86],"qualities":[89],"shown":[92],"on":[93],"implementation":[95],"next":[98],"generation":[99],"Itanium@2":[100],"server":[101],"chip.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}