{"id":"https://openalex.org/W2163318072","doi":"https://doi.org/10.1109/isqed.2003.1194773","title":"An embedded I/sub DDQ/ testing architecture and technique","display_name":"An embedded I/sub DDQ/ testing architecture and technique","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2163318072","doi":"https://doi.org/10.1109/isqed.2003.1194773","mag":"2163318072"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036684985","display_name":"Yiorgos Tsiatouhas","orcid":"https://orcid.org/0000-0001-8408-6929"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Y. Tsiatouhas","raw_affiliation_strings":["Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Ioannina (UoI), Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Haniotakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Southem Illinois University, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114019291","display_name":"A. Arapoyanni","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Arapoyanni","raw_affiliation_strings":["Department of Informatics and Telecommunications, University of Athens (NKUA), Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, University of Athens (NKUA), Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036684985"],"corresponding_institution_ids":["https://openalex.org/I194019607"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5908913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"442","last_page":"445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.6867035627365112},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6127707362174988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5738195180892944},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5472825765609741},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5448586344718933},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46071678400039673},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.4150192439556122},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4109003245830536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37892580032348633},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3309182822704315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3292333483695984},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0875992476940155},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08436548709869385}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.6867035627365112},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6127707362174988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5738195180892944},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5472825765609741},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5448586344718933},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46071678400039673},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4150192439556122},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4109003245830536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37892580032348633},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3309182822704315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3292333483695984},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0875992476940155},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08436548709869385},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2003.1194773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W130008253","https://openalex.org/W1502837022","https://openalex.org/W1609157825","https://openalex.org/W1913711070","https://openalex.org/W2009570792","https://openalex.org/W2059510494","https://openalex.org/W2074945051","https://openalex.org/W2108904160","https://openalex.org/W2120750915","https://openalex.org/W2127145135","https://openalex.org/W2127927525","https://openalex.org/W2130475334","https://openalex.org/W2132851135","https://openalex.org/W2142434170","https://openalex.org/W2145190831","https://openalex.org/W2155032882","https://openalex.org/W2156314197","https://openalex.org/W2158859165","https://openalex.org/W2294992653","https://openalex.org/W3138957206","https://openalex.org/W4251744051","https://openalex.org/W6605326236","https://openalex.org/W6676439756"],"related_works":["https://openalex.org/W2379280877","https://openalex.org/W2001654810","https://openalex.org/W2538042735","https://openalex.org/W1484535011","https://openalex.org/W2172081922","https://openalex.org/W2036853370","https://openalex.org/W79379040","https://openalex.org/W2046542368","https://openalex.org/W2359080140","https://openalex.org/W1527836777"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"an":[3],"embedded":[4],"I/sub":[5,60],"DDQ/":[6,61],"testing":[7,25,62],"architecture":[8,42],"is":[9,43,48,69],"presented":[10],"that":[11,30,66],"targets":[12],"to":[13,38],"overcome":[14],"the":[15,32,40,57,67],"excessive":[16],"hardware":[17],"overhead":[18],"requirements":[19,54],"in":[20,64],"built-in":[21],"current":[22],"sensing":[23],"based":[24],"applications.":[26],"Moreover,":[27],"a":[28,72],"technique":[29],"utilises":[31],"IEEE":[33],"1149.1":[34],"boundary":[35],"scan":[36],"standard":[37],"control":[39],"proposed":[41,46],"provided.":[44],"The":[45],"solution":[47],"characterised":[49],"by":[50],"low":[51],"silicon":[52],"area":[53],"and":[55],"permits":[56],"application":[58],"of":[59],"also":[63],"case":[65],"chip":[68],"mounted":[70],"on":[71],"printed":[73],"circuit":[74],"board.":[75]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}