{"id":"https://openalex.org/W2126389176","doi":"https://doi.org/10.1109/isqed.2003.1194750","title":"A novel clocking strategy for dynamic circuits","display_name":"A novel clocking strategy for dynamic circuits","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2126389176","doi":"https://doi.org/10.1109/isqed.2003.1194750","mag":"2126389176"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090198616","display_name":"Young Jun Lee","orcid":"https://orcid.org/0000-0001-6406-890X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Young Jun Lee","raw_affiliation_strings":["ECE Department, Northeastern University, Boston, USA","ECE department, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"ECE department, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019148411","display_name":"Jong-Jin Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jong-Jin Lim","raw_affiliation_strings":["ECE Department, Northeastern University, Boston, USA","ECE department, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"ECE department, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108514044","display_name":"Yong-Bin Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong-Bin Kim","raw_affiliation_strings":["ECE Department, Northeastern University, Boston, USA","ECE department, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Northeastern University, Boston, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"ECE department, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090198616"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.3388,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65825761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7399613857269287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682295799255371},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6392384767532349},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6266526579856873},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6106548309326172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5765706300735474},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5495796799659729},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5034977793693542},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47304338216781616},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4590214192867279},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4304952323436737},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30488502979278564},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2117195427417755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18757611513137817},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15647047758102417},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0942818820476532},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08642452955245972},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0820065438747406}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7399613857269287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682295799255371},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6392384767532349},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6266526579856873},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6106548309326172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5765706300735474},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5495796799659729},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5034977793693542},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47304338216781616},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4590214192867279},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4304952323436737},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30488502979278564},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2117195427417755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18757611513137817},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15647047758102417},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0942818820476532},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08642452955245972},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0820065438747406},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2003.1194750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.330.2411","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.330.2411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/4c_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W593715794","https://openalex.org/W1527137186","https://openalex.org/W1830487160","https://openalex.org/W2047689547","https://openalex.org/W2055242107","https://openalex.org/W2159081020","https://openalex.org/W2159868837","https://openalex.org/W3143002681","https://openalex.org/W6638685829"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495","https://openalex.org/W2066822161"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,49],"new":[4],"clocking":[5,19,23,47,75],"strategy":[6],"for":[7,25],"dynamic":[8,26],"circuits.":[9],"It":[10],"provides":[11,28],"faster":[12,70],"performance":[13],"and":[14,38,59,77],"smaller":[15],"area":[16],"than":[17,72],"conventional":[18,74],"schemes.":[20],"The":[21],"proposed":[22,46],"scheme":[24,76],"circuits":[27],"the":[29,32,45,73],"solution":[30],"of":[31],"problem":[33,41],"caused":[34],"by":[35],"logic":[36],"polarity":[37],"clock":[39],"skew":[40],"simultaneously.":[42],"To":[43],"demonstrate":[44,68],"strategy,":[48],"32":[50],"bit":[51],"carry":[52],"look":[53],"ahead":[54],"adder":[55],"(CLA)":[56],"is":[57],"designed":[58],"simulated":[60],"using":[61],"0.25":[62],"/spl":[63],"mu/m":[64],"CMOS":[65],"technology":[66],"to":[67],"32.7%":[69],"speed":[71],"19.4%":[78],"transistor":[79],"counter":[80],"reduction.":[81]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}