{"id":"https://openalex.org/W2161492807","doi":"https://doi.org/10.1109/isqed.2003.1194748","title":"Design and analysis of low-voltage current-mode logic buffers","display_name":"Design and analysis of low-voltage current-mode logic buffers","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2161492807","doi":"https://doi.org/10.1109/isqed.2003.1194748","mag":"2161492807"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005519078","display_name":"Payam Heydari","orcid":"https://orcid.org/0000-0002-1008-1559"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Heydari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005519078"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":4.0654,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.94028644,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"293","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7618675231933594},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7243726253509521},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.623394787311554},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6037896871566772},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5638763904571533},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5362680554389954},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5269335508346558},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.5085815191268921},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.506784975528717},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4589136838912964},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.45107948780059814},{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.44850388169288635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3574152886867523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3254135847091675},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14057192206382751}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7618675231933594},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7243726253509521},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.623394787311554},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6037896871566772},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5638763904571533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5362680554389954},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5269335508346558},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.5085815191268921},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.506784975528717},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4589136838912964},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.45107948780059814},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.44850388169288635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3574152886867523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3254135847091675},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14057192206382751},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2003.1194748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.3957","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.3957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/4b_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1569638374","https://openalex.org/W1775385003","https://openalex.org/W2055510065","https://openalex.org/W2121604406","https://openalex.org/W2157024459","https://openalex.org/W2163272875","https://openalex.org/W3103339143","https://openalex.org/W4298334616"],"related_works":["https://openalex.org/W2083778211","https://openalex.org/W1946496572","https://openalex.org/W1992680361","https://openalex.org/W3031438691","https://openalex.org/W4387426370","https://openalex.org/W2354562708","https://openalex.org/W3133824327","https://openalex.org/W2060675052","https://openalex.org/W4377703816","https://openalex.org/W2113114886"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"important":[3],"problems":[4],"involved":[5],"in":[6,48,63,73,99],"the":[7,49,66,83],"design":[8,24,28,61],"of":[9,18,31,40,51],"a":[10,16,29,41,74],"CML":[11,20,33,42,67,92],"buffer":[12,43,68],"as":[13,15],"well":[14],"chain":[17,30],"tapered":[19,32],"buffers.":[21],"A":[22],"new":[23],"procedure":[25],"to":[26,65],"systematically":[27],"buffers":[34,93],"is":[35,79],"proposed.":[36],"The":[37,59],"differential":[38],"architecture":[39],"makes":[44],"it":[45],"functionally":[46],"robust":[47],"presence":[50],"environmental":[52],"noise":[53],"sources":[54],"(e.g.,":[55],"crosstalk,":[56],"power/ground":[57],"noise).":[58],"circuit":[60],"issues":[62],"regard":[64],"are":[69,94],"compared":[70],"with":[71],"those":[72],"conventional":[75],"CMOS":[76,97],"inverter.":[77],"It":[78],"shown,":[80],"both":[81],"through":[82],"experiments":[84],"and":[85],"by":[86],"using":[87],"efficient":[88],"analytical":[89],"models,":[90],"why":[91],"better":[95],"than":[96],"inverters":[98],"high-speed":[100],"low-voltage":[101],"applications.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}