{"id":"https://openalex.org/W2096471445","doi":"https://doi.org/10.1109/isqed.2003.1194738","title":"Active device under bond pad to save I/O layout for high-pin-count SOC","display_name":"Active device under bond pad to save I/O layout for high-pin-count SOC","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2096471445","doi":"https://doi.org/10.1109/isqed.2003.1194738","mag":"2096471445"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043540734","display_name":"Ming\u2010Dou Ker","orcid":"https://orcid.org/0000-0003-3622-181X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ming-Dou Ker","raw_affiliation_strings":["Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","Inst. of Electron., Nat. Chiao Tung Univ., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics and Gigascale Systems Laboratory, Institute of Electronics, National Chiao Tung University, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Inst. of Electron., Nat. Chiao Tung Univ., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109900251","display_name":"Jeng-Jie Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jeng-Jie Peng","raw_affiliation_strings":["ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan","[ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan]"],"affiliations":[{"raw_affiliation_string":"ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"[ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan]","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109907032","display_name":"Hsin-Chin Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Chin Jiang","raw_affiliation_strings":["ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan","[ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan]"],"affiliations":[{"raw_affiliation_string":"ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"[ESD Protection Technology Department, SoC Technology Center, Industrial Technology and Research Institute, Taiwan]","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043540734"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.15140237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":null,"first_page":"241","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7725000381469727},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6310204863548279},{"id":"https://openalex.org/keywords/wire-bonding","display_name":"Wire bonding","score":0.5747926831245422},{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"Electrostatic discharge","score":0.5482313632965088},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5403571128845215},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5041042566299438},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4435531198978424},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4115184545516968},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3994626998901367},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.33392032980918884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21405494213104248},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.21111106872558594},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.0952754020690918}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7725000381469727},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6310204863548279},{"id":"https://openalex.org/C140269135","wikidata":"https://www.wikidata.org/wiki/Q750783","display_name":"Wire bonding","level":3,"score":0.5747926831245422},{"id":"https://openalex.org/C205483674","wikidata":"https://www.wikidata.org/wiki/Q3574961","display_name":"Electrostatic discharge","level":3,"score":0.5482313632965088},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5403571128845215},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5041042566299438},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4435531198978424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4115184545516968},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3994626998901367},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.33392032980918884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21405494213104248},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21111106872558594},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0952754020690918}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2003.1194738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1507469170","https://openalex.org/W2105011709","https://openalex.org/W2144424846","https://openalex.org/W2153934494","https://openalex.org/W2153974920","https://openalex.org/W6681070602"],"related_works":["https://openalex.org/W2992364380","https://openalex.org/W2730314563","https://openalex.org/W4400386354","https://openalex.org/W3038876531","https://openalex.org/W2058541779","https://openalex.org/W2120538654","https://openalex.org/W2401021868","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2150404448"],"abstract_inverted_index":{"To":[0],"save":[1],"layout":[2,47,118],"area":[3,119],"for":[4,37,120,132],"electrostatic":[5],"discharge":[6],"(ESD)":[7],"protection":[8,123],"design":[9],"in":[10,28,87],"the":[11,50,55,61,65,91,133],"SOC":[12],"era,":[13],"test":[14],"chip":[15],"with":[16,45],"large":[17],"size":[18],"NMOS":[19],"devices":[20,63,78,102,107,124,127],"placed":[21],"under":[22,64,79,103],"bond":[23,40,80,89,104,109],"pads":[24,41,81,105],"has":[25],"been":[26,43,83],"fabricated":[27],"0.35":[29],"/spl":[30],"mu/m":[31],"one-poly-four-metal":[32],"(1P4M)":[33],"3.3V":[34],"CMOS":[35],"process":[36],"verification.":[38],"The":[39],"had":[42],"drawn":[44],"different":[46],"patterns":[48],"on":[49,60,116],"inter-layer":[51],"metals":[52],"to":[53],"investigate":[54],"effect":[56],"of":[57,76,128],"bonding":[58],"stress":[59],"active":[62],"pads.":[66,110],"Threshold":[67],"voltage,":[68],"off-state":[69],"drain":[70],"current,":[71],"and":[72,106],"gate":[73],"leakage":[74],"current":[75],"these":[77],"have":[82],"measured.":[84],"After":[85],"assembled":[86],"wire":[88],"package,":[90],"measurement":[92],"results":[93],"show":[94],"that":[95],"there":[96],"are":[97],"only":[98],"little":[99],"variations":[100],"between":[101],"beside":[108],"This":[111],"result":[112],"can":[113],"be":[114],"applied":[115],"saving":[117],"on-chip":[121],"ESD":[122],"or":[125],"I/O":[126],"IC":[129],"products,":[130],"especially":[131],"high-pin-count":[134],"system-on-a-chip":[135],"(SOC).":[136]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}