{"id":"https://openalex.org/W2120177652","doi":"https://doi.org/10.1109/isqed.2003.1194729","title":"Analyzing statistical timing behavior of coupled interconnects using quadratic delay change characteristics","display_name":"Analyzing statistical timing behavior of coupled interconnects using quadratic delay change characteristics","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2120177652","doi":"https://doi.org/10.1109/isqed.2003.1194729","mag":"2120177652"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019462247","display_name":"T. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131357","display_name":"Colorado State University System","ror":"https://ror.org/03xj0x983","country_code":"US","type":"education","lineage":["https://openalex.org/I4210131357"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Chen","raw_affiliation_strings":["System VLSI Technology Division, Department of Electrical and Computer Engineering, Colorado State University, USA"],"affiliations":[{"raw_affiliation_string":"System VLSI Technology Division, Department of Electrical and Computer Engineering, Colorado State University, USA","institution_ids":["https://openalex.org/I4210131357"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113840179","display_name":"A. Hajjar","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Hajjar","raw_affiliation_strings":["Department of ECE, Colorado State University, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Colorado State University, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5019462247"],"corresponding_institution_ids":["https://openalex.org/I4210131357"],"apc_list":null,"apc_paid":null,"fwci":0.7939,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7253848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6387003660202026},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6376854181289673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5791714787483215},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.577174186706543},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5732249021530151},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5109974145889282},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5093642473220825},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5025360584259033},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.452169269323349},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4340297281742096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2268463671207428},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1646169126033783},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12940549850463867}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6387003660202026},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6376854181289673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5791714787483215},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.577174186706543},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5732249021530151},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5109974145889282},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5093642473220825},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5025360584259033},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.452169269323349},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4340297281742096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2268463671207428},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1646169126033783},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12940549850463867},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2003.1194729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.248","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/3a_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1525409241","https://openalex.org/W1992025965","https://openalex.org/W2099147678","https://openalex.org/W2099766936","https://openalex.org/W2108827798","https://openalex.org/W2111098826","https://openalex.org/W2121334524","https://openalex.org/W2131656725","https://openalex.org/W2146745830","https://openalex.org/W4232340320","https://openalex.org/W4254624701","https://openalex.org/W4285719527","https://openalex.org/W6631407737"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W2145535176","https://openalex.org/W2158805860","https://openalex.org/W4229446324","https://openalex.org/W2117925677","https://openalex.org/W2110367374","https://openalex.org/W3140640533","https://openalex.org/W2014777185","https://openalex.org/W1570180536","https://openalex.org/W4386492228"],"abstract_inverted_index":{"With":[0],"continuing":[1],"scaling":[2],"of":[3,11,27,32],"CMOS":[4],"process,":[5],"process":[6],"variations":[7,15,82],"in":[8,59],"the":[9,48,67,73],"form":[10],"die-to-die":[12],"and":[13,47,66],"within-die":[14],"become":[16],"significant":[17],"which":[18],"cause":[19],"timing":[20],"uncertainty.":[21],"This":[22],"paper":[23],"proposes":[24],"a":[25,84],"method":[26,51,75],"analytically":[28],"analyzing":[29],"statistical":[30],"behavior":[31],"multiple":[33],"coupled":[34,85],"interconnects":[35],"with":[36],"an":[37,64],"uncertain":[38],"signal":[39],"arrival":[40,61],"time":[41,62],"at":[42],"each":[43],"interconnect":[44],"input":[45],"(aggressors":[46],"victim).":[49],"The":[50,69],"utilizes":[52],"delay":[53,81],"change":[54],"characteristics":[55],"due":[56],"to":[57,78],"changes":[58],"relative":[60],"between":[63],"aggressor":[65],"victim.":[68],"results":[70],"show":[71],"that":[72],"proposed":[74],"is":[76],"able":[77],"accurately":[79],"predict":[80],"through":[83],"interconnect.":[86]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}