{"id":"https://openalex.org/W1658579729","doi":"https://doi.org/10.1109/isqed.2003.1194716","title":"Static pin mapping and SOC test scheduling for cores with multiple test sets","display_name":"Static pin mapping and SOC test scheduling for cores with multiple test sets","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1658579729","doi":"https://doi.org/10.1109/isqed.2003.1194716","mag":"1658579729"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101775144","display_name":"Yu Huang","orcid":"https://orcid.org/0000-0003-2619-4686"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yu Huang","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020407423","display_name":"Wu-Tung Cheng","orcid":"https://orcid.org/0000-0001-6327-2394"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wu-Tung Cheng","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089543669","display_name":"Chien-Chung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chien-Chung Tsai","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Reddy","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Iowa, Iowa, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101775144"],"corresponding_institution_ids":["https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":2.905,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.89777995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6376966834068298},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6038686037063599},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5509525537490845},{"id":"https://openalex.org/keywords/bin-packing-problem","display_name":"Bin packing problem","score":0.4989893436431885},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4286390542984009},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40404465794563293},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38529130816459656},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.36732369661331177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34790223836898804},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3316342830657959},{"id":"https://openalex.org/keywords/bin","display_name":"Bin","score":0.30338260531425476},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21004793047904968},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.179520845413208},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07274192571640015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6376966834068298},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6038686037063599},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5509525537490845},{"id":"https://openalex.org/C87219788","wikidata":"https://www.wikidata.org/wiki/Q814581","display_name":"Bin packing problem","level":3,"score":0.4989893436431885},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4286390542984009},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40404465794563293},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38529130816459656},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.36732369661331177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34790223836898804},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3316342830657959},{"id":"https://openalex.org/C156273044","wikidata":"https://www.wikidata.org/wiki/Q4913766","display_name":"Bin","level":2,"score":0.30338260531425476},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21004793047904968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.179520845413208},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07274192571640015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2003.1194716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.723","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/2a_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1895504894","https://openalex.org/W2125811894","https://openalex.org/W2137114625","https://openalex.org/W2158963606","https://openalex.org/W2169584262","https://openalex.org/W4242308495"],"related_works":["https://openalex.org/W2797538013","https://openalex.org/W2026961896","https://openalex.org/W173368591","https://openalex.org/W2034272113","https://openalex.org/W2138242427","https://openalex.org/W4288260564","https://openalex.org/W4255148175","https://openalex.org/W2971368033","https://openalex.org/W2001915926","https://openalex.org/W2096053066"],"abstract_inverted_index":{"An":[0],"algorithm":[1,65],"for":[2,21,38,43,50],"mapping":[3,34],"core":[4,108],"terminals":[5],"to":[6,16,69],"system-on-a-chip":[7],"(SOC)":[8],"I/O":[9],"pins":[10,100],"and":[11,35,89,101],"scheduling":[12,37],"tests":[13],"in":[14,26],"order":[15],"achieve":[17],"cost-efficient":[18],"concurrent":[19,39],"test":[20,36,48,84,92],"core-based":[22],"designs":[23],"is":[24,55,66],"presented":[25],"this":[27,30,76],"paper.":[28],"In":[29],"work":[31],"\"static\"":[32],"pin":[33],"testing":[40],"are":[41,78],"studied":[42],"the":[44,82,91,113,116],"case":[45],"of":[46,87,98,115],"multiple":[47],"sets":[49],"each":[51],"core.":[52],"The":[53,73],"problem":[54],"formulated":[56],"as":[57,95],"a":[58,71],"constrained":[59],"two-dimensional":[60],"bin-packing":[61],"problem.":[62],"A":[63],"heuristic":[64],"then":[67],"proposed":[68,117],"determine":[70],"solution.":[72],"objectives":[74],"driving":[75],"solution":[77],"geared":[79],"towards":[80],"reducing":[81],"total":[83],"application":[85],"time":[86],"SOC":[88,99],"satisfying":[90],"constraints":[93],"such":[94],"limited":[96],"number":[97],"maximum":[102],"peak":[103],"power":[104],"dissipation":[105],"specified":[106],"by":[107],"integrators.":[109],"Experimental":[110],"results":[111],"demonstrate":[112],"effectiveness":[114],"method.":[118]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}