{"id":"https://openalex.org/W2169434709","doi":"https://doi.org/10.1109/isqed.2003.1194715","title":"Solving the SoC test scheduling problem using network flow and reconfigurable wrappers","display_name":"Solving the SoC test scheduling problem using network flow and reconfigurable wrappers","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2169434709","doi":"https://doi.org/10.1109/isqed.2003.1194715","mag":"2169434709"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110002465","display_name":"Sandeep Koranne","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113140","display_name":"Tanner Research (United States)","ror":"https://ror.org/0230sdc57","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113140"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Koranne","raw_affiliation_strings":["Tanner Res. Inc., USA"],"affiliations":[{"raw_affiliation_string":"Tanner Res. Inc., USA","institution_ids":["https://openalex.org/I4210113140"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110002465"],"corresponding_institution_ids":["https://openalex.org/I4210113140"],"apc_list":null,"apc_paid":null,"fwci":1.0564,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77811661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7041694521903992},{"id":"https://openalex.org/keywords/job-shop-scheduling","display_name":"Job shop scheduling","score":0.5477033853530884},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.507874071598053},{"id":"https://openalex.org/keywords/flow-shop-scheduling","display_name":"Flow shop scheduling","score":0.460495263338089},{"id":"https://openalex.org/keywords/fair-share-scheduling","display_name":"Fair-share scheduling","score":0.4373529255390167},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4145951569080353},{"id":"https://openalex.org/keywords/time-complexity","display_name":"Time complexity","score":0.4143627882003784},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.4134780764579773},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35907307267189026},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3145717978477478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18582263588905334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16085973381996155},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.1370021104812622}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041694521903992},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.5477033853530884},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.507874071598053},{"id":"https://openalex.org/C158336966","wikidata":"https://www.wikidata.org/wiki/Q3074426","display_name":"Flow shop scheduling","level":4,"score":0.460495263338089},{"id":"https://openalex.org/C31689143","wikidata":"https://www.wikidata.org/wiki/Q733809","display_name":"Fair-share scheduling","level":3,"score":0.4373529255390167},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4145951569080353},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.4143627882003784},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.4134780764579773},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35907307267189026},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3145717978477478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18582263588905334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16085973381996155},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.1370021104812622},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2003.1194715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.409.2989","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.2989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/isqed03/pdffiles/2a_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1723333647","https://openalex.org/W1895504894","https://openalex.org/W1977545325","https://openalex.org/W1986698883","https://openalex.org/W2097807523","https://openalex.org/W2103799547","https://openalex.org/W2108657959","https://openalex.org/W2110129459","https://openalex.org/W2111235632","https://openalex.org/W2120246395","https://openalex.org/W2124658657","https://openalex.org/W2125811894","https://openalex.org/W2127085582","https://openalex.org/W2130430551","https://openalex.org/W2132881562","https://openalex.org/W2132971669","https://openalex.org/W2152293791","https://openalex.org/W2155288938","https://openalex.org/W2162086806","https://openalex.org/W2165642910","https://openalex.org/W2166680980","https://openalex.org/W2169584262","https://openalex.org/W2170533364","https://openalex.org/W2503952136","https://openalex.org/W3136299071","https://openalex.org/W4213060235","https://openalex.org/W4242912069","https://openalex.org/W4252472882","https://openalex.org/W4255588132","https://openalex.org/W4301413609"],"related_works":["https://openalex.org/W2155809154","https://openalex.org/W2949165180","https://openalex.org/W2838819579","https://openalex.org/W131757205","https://openalex.org/W2359240388","https://openalex.org/W4244946875","https://openalex.org/W2533899164","https://openalex.org/W2807934311","https://openalex.org/W2057737420","https://openalex.org/W2538210412"],"abstract_inverted_index":{"Test":[0,9],"scheduling":[1,45,79,90],"for":[2],"core-based":[3],"SoCs":[4],"is":[5],"a":[6,72,82],"challenging":[7],"problem.":[8],"schedules":[10,104],"must":[11],"be":[12],"crafted":[13],"with":[14],"the":[15,31,77,107,115,121],"objectives":[16],"of":[17,33,84,123],"minimizing":[18],"testing":[19],"time":[20,100],"and":[21,53,91,102],"ATE":[22],"vector":[23],"memory":[24],"requirements,":[25],"to":[26,56,75,106],"reduce":[27],"test":[28,36,44,78],"cost,":[29],"under":[30],"constraints":[32],"total":[34],"available":[35],"access":[37],"mechanism":[38],"(TAM)":[39],"width.":[40],"Prior":[41],"research":[42],"in":[43],"has":[46,98],"mainly":[47],"used":[48],"search":[49],"procedures":[50],"like":[51],"ILP":[52],"rectangle":[54],"packing":[55],"solve":[57,76],"this":[58,68],"problem,":[59],"but":[60],"these":[61],"approaches":[62],"are":[63],"inherently":[64],"computationally":[65],"expensive.":[66],"In":[67],"paper":[69],"we":[70],"describe":[71],"novel":[73],"algorithm":[74,97],"problem":[80],"using":[81,114],"combination":[83],"network":[85],"flow":[86],"algorithms,":[87],"malleable":[88],"job":[89],"reconfigurable":[92],"wrapper":[93],"design.":[94],"Our":[95],"approximation":[96],"polynomial":[99],"complexity":[101],"produces":[103],"close":[105],"theoretical":[108],"lower":[109],"bound.":[110],"Extensive":[111],"experimental":[112],"results":[113],"new":[116],"ITC'02":[117],"SoC":[118],"benchmarks":[119],"validate":[120],"quality":[122],"our":[124],"solutions.":[125]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}