{"id":"https://openalex.org/W2103399664","doi":"https://doi.org/10.1109/isqed.2003.1194703","title":"Quality soc design and implementation for real manufacturability","display_name":"Quality soc design and implementation for real manufacturability","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2103399664","doi":"https://doi.org/10.1109/isqed.2003.1194703","mag":"2103399664"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2003.1194703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082015790","display_name":"S. Kohyama","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Kohyama","raw_affiliation_strings":["Toshiba Corporation, Japan","[Toshiba Corporation]"],"affiliations":[{"raw_affiliation_string":"Toshiba Corporation, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Toshiba Corporation]","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5082015790"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17069835,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"23","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9056235551834106},{"id":"https://openalex.org/keywords/differentiator","display_name":"Differentiator","score":0.708501398563385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6405974626541138},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.6115321516990662},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5697727203369141},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5617046356201172},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.5403442978858948},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5034777522087097},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.4887973964214325},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.46736809611320496},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.462695449590683},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.43827566504478455},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4030013978481293},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4013083279132843},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3710433840751648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2623312771320343},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12560775876045227},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10887488722801208},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10457196831703186}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9056235551834106},{"id":"https://openalex.org/C12112733","wikidata":"https://www.wikidata.org/wiki/Q2659948","display_name":"Differentiator","level":3,"score":0.708501398563385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6405974626541138},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.6115321516990662},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5697727203369141},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5617046356201172},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.5403442978858948},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5034777522087097},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.4887973964214325},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.46736809611320496},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.462695449590683},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.43827566504478455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4030013978481293},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4013083279132843},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3710433840751648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2623312771320343},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12560775876045227},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10887488722801208},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10457196831703186},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2003.1194703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2003.1194703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fourth International Symposium on Quality Electronic Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4309225737","https://openalex.org/W2048044560","https://openalex.org/W1988896275","https://openalex.org/W2088294739","https://openalex.org/W2040965810","https://openalex.org/W2183741735","https://openalex.org/W4246351405","https://openalex.org/W1573321145","https://openalex.org/W1970762549","https://openalex.org/W2121129272"],"abstract_inverted_index":{"Device":[0],"miniaturization":[1],"near":[2],"100nm":[3],"node":[4],"and":[5,17,44,67,74,93,98,119,140,150],"beyond":[6],"together":[7],"with":[8,46],"extreme":[9],"multi-level":[10],"interconnect":[11],"started":[12],"to":[13,29,37,60,154],"create":[14],"fundamental":[15],"economical":[16],"engineering":[18],"challenges.":[19],"Especially,":[20],"past":[21],"success":[22],"model":[23,58,115],"of":[24,69,72,138,148,159],"\u201cLayer":[25],"Masters\u201d":[26],"confessed":[27],"difficulties":[28],"fill":[30],"the":[31,135],"gaps":[32],"between":[33],"each":[34],"separated":[35],"layers":[36],"complete":[38],"integrated":[39],"results,":[40],"for":[41,91,107,142],"meeting":[42],"performance":[43],"yield":[45],"a":[47,111,129],"reasonable":[48],"timing.":[49],"However,":[50],"it":[51],"is":[52,110],"also":[53],"obvious":[54],"that":[55],"classic":[56],"IDM":[57,114],"proved":[59],"be":[61],"so":[62],"inefficient,":[63],"since":[64],"inevitable":[65],"separation":[66],"standardization":[68],"various":[70,102],"aspects":[71],"design":[73,97,139],"technology":[75],"are":[76,82,122],"not":[77],"established":[78],"adequately.":[79],"Those":[80],"issues":[81],"even":[83],"more":[84],"significant":[85],"when":[86],"we":[87],"discuss":[88,127],"complex":[89],"SoC\u2019s":[90],"90nm":[92],"65nm":[94],"nodes,":[95],"where":[96,116,145],"implementation":[99,141],"commingle":[100],"in":[101],"different":[103],"manners.":[104],"A":[105],"solution":[106],"these":[108],"challenges":[109],"new":[112],"open":[113,117,160],"collaboration":[118],"strong":[120],"differentiator":[121],"essential.":[123],"This":[124],"presentation":[125],"will":[126],"from":[128],"\u201cSoC":[130],"centric":[131],"Open":[132],"IDM\u201d":[133],"perspective,":[134],"whole":[136],"flow":[137],"real":[143],"manufacturability,":[144],"true":[146],"knowledge":[147],"integration":[149],"management":[151],"skill":[152],"function":[153],"enhance":[155],"differentiators":[156],"on":[157],"top":[158],"platforms.":[161]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}