{"id":"https://openalex.org/W2413263386","doi":"https://doi.org/10.1109/ispass.2016.7482094","title":"OpenSoC Fabric: On-chip network generator","display_name":"OpenSoC Fabric: On-chip network generator","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2413263386","doi":"https://doi.org/10.1109/ispass.2016.7482094","mag":"2413263386"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2016.7482094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2016.7482094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045736226","display_name":"Farzad Fatollahi-Fard","orcid":"https://orcid.org/0000-0002-1020-0116"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farzad Fatollahi-Fard","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103136279","display_name":"David Donofrio","orcid":"https://orcid.org/0000-0001-9197-2208"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Donofrio","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038069067","display_name":"George Michelogiannakis","orcid":"https://orcid.org/0000-0003-3743-6054"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"George Michelogiannakis","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010873686","display_name":"John Shalf","orcid":"https://orcid.org/0000-0002-0608-3690"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Shalf","raw_affiliation_strings":["Lawrence Berkeley National Laboratory, Berkeley, CA"],"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory, Berkeley, CA","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045736226"],"corresponding_institution_ids":["https://openalex.org/I148283060"],"apc_list":null,"apc_paid":null,"fwci":2.68681658,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.91145645,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"194","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7843788862228394},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.746999979019165},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6901682615280151},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5806832313537598},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5484387278556824},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5414034128189087},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4946145713329315},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.49285888671875},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49218812584877014},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44669198989868164},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.43445122241973877},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4294569492340088},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4264344871044159},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4085048735141754},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17137202620506287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1349402666091919},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1349354386329651}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7843788862228394},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.746999979019165},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6901682615280151},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5806832313537598},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5484387278556824},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5414034128189087},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4946145713329315},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.49285888671875},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49218812584877014},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44669198989868164},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.43445122241973877},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4294569492340088},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4264344871044159},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4085048735141754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17137202620506287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1349402666091919},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1349354386329651},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2016.7482094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2016.7482094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1837653564","https://openalex.org/W1976878754","https://openalex.org/W1983394510","https://openalex.org/W2001408484","https://openalex.org/W2006312753","https://openalex.org/W2013917929","https://openalex.org/W2025177582","https://openalex.org/W2026532005","https://openalex.org/W2029990606","https://openalex.org/W2038509324","https://openalex.org/W2060728375","https://openalex.org/W2091636254","https://openalex.org/W2099399959","https://openalex.org/W2118231264","https://openalex.org/W2121746053","https://openalex.org/W2123086052","https://openalex.org/W2123184444","https://openalex.org/W2128402381","https://openalex.org/W2136084694","https://openalex.org/W2140321074","https://openalex.org/W2145252892","https://openalex.org/W2147657366","https://openalex.org/W2150380088","https://openalex.org/W2157225945","https://openalex.org/W2166151045","https://openalex.org/W3142044923","https://openalex.org/W4236302577","https://openalex.org/W4240575514","https://openalex.org/W4244034697","https://openalex.org/W4244062578","https://openalex.org/W4247199268","https://openalex.org/W4285719527","https://openalex.org/W6638708518","https://openalex.org/W6651700774","https://openalex.org/W6825444808"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W3093782403","https://openalex.org/W4238487776","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574"],"abstract_inverted_index":{"As":[0],"technology":[1],"scaling":[2],"continues,":[3],"on-chip":[4,28,66],"networks":[5,29],"are":[6],"expected":[7],"to":[8,16,50,90],"remain":[9],"important":[10],"in":[11,70],"future":[12],"many-core":[13],"chips":[14],"due":[15],"the":[17,35,46,95,119],"increased":[18],"parallelism":[19],"and,":[20],"therefore,":[21],"communication.":[22],"However,":[23],"designing":[24],"and":[25,45,76,84,101,122],"evaluating":[26],"large-scale":[27],"is":[30,63],"a":[31,64,80,86],"nontrivial":[32],"task":[33],"given":[34],"poor":[36],"scalability":[37],"of":[38,43,98,105],"software":[39],"simulation":[40],"for":[41],"thousands":[42],"cores":[44],"intense":[47],"development":[48,87],"effort":[49,88],"develop":[51],"hardware":[52],"RTL.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"describe":[58,94],"OpenSoC":[59,61,99,111],"Fabric.":[60],"Fabric":[62,100,112],"comprehensive":[65],"network":[67],"generator":[68],"written":[69],"Chisel.":[71],"Chisel":[72],"generates":[73],"both":[74,118],"C++":[75,121],"Verilog":[77,123],"models":[78,124],"from":[79],"single":[81],"code":[82],"base":[83],"has":[85],"comparable":[89],"functional":[91],"programming.":[92],"We":[93,108],"internal":[96],"architecture":[97],"its":[102],"powerful":[103],"list":[104],"configuration":[106],"parameters.":[107],"then":[109],"compare":[110],"against":[113],"pre-validated":[114],"state-of-the-art":[115],"simulators":[116],"using":[117,125],"generated":[120],"FPGAs.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}