{"id":"https://openalex.org/W1980891674","doi":"https://doi.org/10.1109/ispass.2014.6844484","title":"Simulating DRAM controllers for future system architecture exploration","display_name":"Simulating DRAM controllers for future system architecture exploration","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W1980891674","doi":"https://doi.org/10.1109/ispass.2014.6844484","mag":"1980891674"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2014.6844484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2014.6844484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045491281","display_name":"Andreas Hansson","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Andreas Hansson","raw_affiliation_strings":["Research & Development ARM Ltd, Cambridge, United Kingdom","[Research & Development ARM Ltd, Cambridge, United Kingdom]"],"affiliations":[{"raw_affiliation_string":"Research & Development ARM Ltd, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I2801109035"]},{"raw_affiliation_string":"[Research & Development ARM Ltd, Cambridge, United Kingdom]","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034317620","display_name":"Neha Agarwal","orcid":"https://orcid.org/0000-0002-9029-4166"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Neha Agarwal","raw_affiliation_strings":["Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102964095","display_name":"Aasheesh Kolli","orcid":"https://orcid.org/0000-0002-8669-5856"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aasheesh Kolli","raw_affiliation_strings":["Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018949021","display_name":"Thomas F. Wenisch","orcid":"https://orcid.org/0000-0001-9560-2124"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas Wenisch","raw_affiliation_strings":["Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]"],"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"[Advanced Computer Architecture Lab, The University of Michigan, Ann Arbor, United States]","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015490199","display_name":"Aniruddha N. Udipi","orcid":"https://orcid.org/0009-0000-8282-211X"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aniruddha N. Udipi","raw_affiliation_strings":["Research & Development ARM Inc., Austin, United States","[Research & Development ARM Inc., Austin, United States]"],"affiliations":[{"raw_affiliation_string":"Research & Development ARM Inc., Austin, United States","institution_ids":["https://openalex.org/I4210156213"]},{"raw_affiliation_string":"[Research & Development ARM Inc., Austin, United States]","institution_ids":["https://openalex.org/I4210156213"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045491281"],"corresponding_institution_ids":["https://openalex.org/I2801109035"],"apc_list":null,"apc_paid":null,"fwci":12.5656,"has_fulltext":false,"cited_by_count":98,"citation_normalized_percentile":{"value":0.98935604,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8764565587043762},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.8287616968154907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.765608549118042},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7131472229957581},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.6122485399246216},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5671669840812683},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4208654761314392},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3330063223838806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21450448036193848},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.18457651138305664},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.14936965703964233},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08392167091369629}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8764565587043762},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.8287616968154907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.765608549118042},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7131472229957581},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.6122485399246216},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5671669840812683},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4208654761314392},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3330063223838806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21450448036193848},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.18457651138305664},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.14936965703964233},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08392167091369629},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2014.6844484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2014.6844484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1515422725","https://openalex.org/W1517696749","https://openalex.org/W1964316448","https://openalex.org/W1969423394","https://openalex.org/W1993488239","https://openalex.org/W2022774268","https://openalex.org/W2031961381","https://openalex.org/W2046266502","https://openalex.org/W2113235308","https://openalex.org/W2114139799","https://openalex.org/W2115172404","https://openalex.org/W2138661001","https://openalex.org/W2140040762","https://openalex.org/W2147657366","https://openalex.org/W2162639668","https://openalex.org/W2165473669","https://openalex.org/W2474451066","https://openalex.org/W2614852291","https://openalex.org/W2626433747","https://openalex.org/W3140772298","https://openalex.org/W3144732488","https://openalex.org/W4243308852","https://openalex.org/W6641191176","https://openalex.org/W6677264922","https://openalex.org/W6720847907","https://openalex.org/W6738282062","https://openalex.org/W6824546794"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2122646225","https://openalex.org/W3140615508","https://openalex.org/W4291214134","https://openalex.org/W2912837441","https://openalex.org/W2029945810","https://openalex.org/W1954780666"],"abstract_inverted_index":{"Compute":[0],"requirements":[1,20],"are":[2,93],"increasing":[3,19],"rapidly":[4],"in":[5],"systems":[6],"ranging":[7],"from":[8],"mobile":[9],"devices":[10],"to":[11,40,100,130,169,207],"servers.":[12],"These,":[13],"often":[14],"massively":[15],"parallel":[16],"architectures,":[17],"put":[18],"on":[21,73,95,184],"memory":[22,27,113,211],"bandwidth":[23],"and":[24,34,36,52,79,102,136,146,153,166],"latency.":[25],"The":[26],"system":[28,32,63,123],"greatly":[29],"impacts":[30],"both":[31],"performance":[33],"power,":[35],"it":[37,168,203],"is":[38,65,128,181],"key":[39],"capture":[41],"the":[42,46,59,62,77,80,84,87,90,138,161,188,191,195],"complex":[43],"behaviour":[44],"of":[45,121,190,197],"DRAM":[47,69,81,91,141,148,172],"controller":[48,70,78,114,134,159,173],"when":[49],"evaluating":[50],"CPU":[51],"GPU":[53],"performance.":[54,105],"By":[55],"using":[56],"full-system":[57,119],"simulation,":[58],"interactions":[60,75,85,92],"between":[61,76],"components":[64],"captured.":[66],"However,":[67],"traditional":[68],"models":[71],"focus":[72],"modelling":[74],"rather":[82],"than":[83],"with":[86],"system.":[88,212],"Moreover,":[89],"modelled":[94],"a":[96,111,132,170,209],"cycle-by-cycle":[97],"basis,":[98],"leading":[99],"inflexibility":[101],"poor":[103],"simulation":[104,164],"In":[106],"this":[107],"work,":[108],"we":[109,200],"present":[110],"high-level":[112],"model,":[115,199],"specifically":[116],"designed":[117],"for":[118,144],"exploration":[120],"future":[122],"architectures.":[124],"Our":[125,175],"event-based":[126],"model":[127,180],"tailored":[129],"match":[131],"contemporary":[133],"architecture,":[135],"captures":[137],"most":[139],"important":[140],"timing":[142],"constraints":[143],"current":[145],"emerging":[147],"interfaces,":[149],"e.g.":[150],"DDR3,":[151],"LPDDR3":[152],"WideIO.":[154],"We":[155],"show":[156,177,201],"how":[157],"our":[158,179,198],"leverages":[160],"open-source":[162],"gem5":[163],"framework,":[165],"compare":[167],"state-of-the-art":[171],"simulator.":[174],"results":[176],"that":[178,202],"7x":[182],"faster":[183],"average,":[185],"while":[186],"maintaining":[187],"fidelity":[189],"simulation.":[192],"To":[193],"highlight":[194],"capabilities":[196],"can":[204],"be":[205],"used":[206],"evaluate":[208],"multi-processor":[210]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}