{"id":"https://openalex.org/W2077940408","doi":"https://doi.org/10.1109/ispass.2013.6557148","title":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling","display_name":"McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2077940408","doi":"https://doi.org/10.1109/ispass.2013.6557148","mag":"2077940408"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2013.6557148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2013.6557148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078262826","display_name":"Jung Ho Ahn","orcid":"https://orcid.org/0000-0003-1733-1394"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jung Ho Ahn","raw_affiliation_strings":["Seoul National University, South Korea","Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100359825","display_name":"Sheng Li","orcid":"https://orcid.org/0000-0002-8901-2184"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Sheng Li","raw_affiliation_strings":["Hewlett-Packard Labs, USA","Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089953580","display_name":"O Seongil","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seongil O","raw_affiliation_strings":["Seoul National University, South Korea","Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Norman P. Jouppi","raw_affiliation_strings":["Hewlett-Packard Labs, USA","Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078262826"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":14.2716,"has_fulltext":false,"cited_by_count":120,"citation_normalized_percentile":{"value":0.99276548,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8286764025688171},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7517887353897095},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6104570627212524},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5913361310958862},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5598028898239136},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5126621127128601},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4964204430580139},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4722435176372528},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4710155725479126},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4652961492538452},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4188958406448364},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.413108766078949},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3646412491798401},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.19257748126983643},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13611632585525513}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8286764025688171},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7517887353897095},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6104570627212524},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5913361310958862},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5598028898239136},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5126621127128601},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4964204430580139},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4722435176372528},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4710155725479126},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4652961492538452},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4188958406448364},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.413108766078949},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3646412491798401},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.19257748126983643},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13611632585525513},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2013.6557148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2013.6557148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W1505816907","https://openalex.org/W1522250664","https://openalex.org/W1554398046","https://openalex.org/W1979527452","https://openalex.org/W2010585077","https://openalex.org/W2022740893","https://openalex.org/W2031235329","https://openalex.org/W2034062945","https://openalex.org/W2042340295","https://openalex.org/W2068829602","https://openalex.org/W2080418535","https://openalex.org/W2094324761","https://openalex.org/W2095314640","https://openalex.org/W2096864363","https://openalex.org/W2104225326","https://openalex.org/W2113167168","https://openalex.org/W2115172404","https://openalex.org/W2118231264","https://openalex.org/W2120635877","https://openalex.org/W2126112620","https://openalex.org/W2134633067","https://openalex.org/W2134782496","https://openalex.org/W2135232880","https://openalex.org/W2138783391","https://openalex.org/W2139397536","https://openalex.org/W2145021036","https://openalex.org/W2146296339","https://openalex.org/W2146412446","https://openalex.org/W2147657366","https://openalex.org/W2151233837","https://openalex.org/W2154502506","https://openalex.org/W2155371841","https://openalex.org/W2157225945","https://openalex.org/W2161522487","https://openalex.org/W2162838417","https://openalex.org/W2164264749","https://openalex.org/W2170382128","https://openalex.org/W2474451066","https://openalex.org/W3140062895","https://openalex.org/W3141150936","https://openalex.org/W3150859138","https://openalex.org/W4236382111","https://openalex.org/W4238549726","https://openalex.org/W4239302855","https://openalex.org/W4239813889","https://openalex.org/W4243266883","https://openalex.org/W6630190462","https://openalex.org/W6631155369","https://openalex.org/W6676823070","https://openalex.org/W6677264922","https://openalex.org/W6680569787","https://openalex.org/W6681930507","https://openalex.org/W6720847907","https://openalex.org/W6820157634","https://openalex.org/W7005867534"],"related_works":["https://openalex.org/W2005635288","https://openalex.org/W1539379314","https://openalex.org/W1592982659","https://openalex.org/W2138574009","https://openalex.org/W2008090428","https://openalex.org/W1990975467","https://openalex.org/W2135809091","https://openalex.org/W2011616113","https://openalex.org/W2012735665","https://openalex.org/W2161298819"],"abstract_inverted_index":{"With":[0],"their":[1],"significant":[2],"performance":[3,202],"and":[4,30,44,55,64,80,111,125,139,155,169,175],"energy":[5],"advantages,":[6],"emerging":[7,74],"manycore":[8,75,82,104,189,209],"processors":[9,21],"have":[10,50],"also":[11,51,184],"brought":[12],"new":[13,92],"challenges":[14],"to":[15,70,96,123,128,198,205],"the":[16,162,170,194],"architecture":[17,190],"research":[18,72],"community.":[19],"Manycore":[20],"are":[22],"highly":[23],"integrated":[24],"complex":[25,56],"system-on-chips":[26],"with":[27,57],"complicated":[28],"core":[29,34,110],"uncore":[31,48,112],"subsystems.":[32],"The":[33,47],"subsystems":[35,49],"can":[36,192],"consist":[37],"of":[38,42,118,165,173],"a":[39,78,91,115,148,152,179,200,206],"large":[40],"number":[41],"traditional":[43],"asymmetric":[45,103,119,187,208],"cores.":[46],"become":[52],"unprecedentedly":[53],"powerful":[54],"deeper":[58],"cache":[59,131],"hierarchies,":[60,132],"advanced":[61],"on-chip":[62,135],"interconnects,":[63,136],"high-performance":[65],"memory":[66,137],"controllers.":[67],"In":[68],"order":[69],"conduct":[71],"for":[73,108],"processor":[76],"systems,":[77],"microarchitecture-level":[79],"cycle-level":[81],"simulation":[83,94],"infrastructure":[84],"is":[85,143],"needed.":[86],"This":[87,182],"paper":[88,183],"introduces":[89],"McSimA+,":[90],"timing":[93],"infrastructure,":[95],"meet":[97],"these":[98],"needs.":[99],"McSimA+":[100,142],"models":[101],"x86based":[102],"microarchitectures":[105],"in":[106,178],"detail":[107],"both":[109],"subsystems,":[113],"including":[114],"full":[116,171],"spectrum":[117],"cores":[120],"from":[121,126],"single-threaded":[122],"multithreaded":[124],"in-order":[127],"out-of-order,":[129],"sophisticated":[130],"coherence":[133],"hardware,":[134],"controllers,":[138],"main":[140],"memory.":[141],"an":[144,156,166,186],"application-level+":[145],"simulator,":[146],"offering":[147],"middle":[149],"ground":[150],"between":[151],"full-system":[153,180],"simulator":[154,168],"application-level":[157,167],"simulator.":[158,181],"Therefore,":[159],"it":[160],"enjoys":[161],"light":[163],"weight":[164],"control":[172],"threads":[174],"processes":[176],"as":[177],"explores":[185],"clustered":[188],"that":[191],"reduce":[193],"thread":[195],"migration":[196],"cost":[197],"achieve":[199],"noticeable":[201],"improvement":[203],"compared":[204],"state-of-the-art":[207],"architecture.":[210]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":16},{"year":2016,"cited_by_count":17},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}