{"id":"https://openalex.org/W1970900297","doi":"https://doi.org/10.1109/ispass.2012.6189225","title":"FPGA modeling of diverse superscalar processors","display_name":"FPGA modeling of diverse superscalar processors","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1970900297","doi":"https://doi.org/10.1109/ispass.2012.6189225","mag":"1970900297"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2012.6189225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2012.6189225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Performance Analysis of Systems & Software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015296733","display_name":"Brandon H. Dwiel","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brandon H. Dwiel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086305721","display_name":"Niket K. Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niket K. Choudhary","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015296733"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":3.5053,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92244418,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.8576495051383972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8201860785484314},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7946869730949402},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6723512411117554},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6130309104919434},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5506618618965149},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.548774778842926},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4954615831375122},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4664542078971863},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4327227473258972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3702527582645416},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.22511783242225647},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.21741363406181335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11645427346229553}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.8576495051383972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8201860785484314},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7946869730949402},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6723512411117554},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6130309104919434},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5506618618965149},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.548774778842926},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4954615831375122},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4664542078971863},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4327227473258972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3702527582645416},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.22511783242225647},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.21741363406181335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11645427346229553},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispass.2012.6189225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2012.6189225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Performance Analysis of Systems & Software","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.lib.ncsu.edu:1840.16/7401","is_oa":false,"landing_page_url":"http://www.lib.ncsu.edu/resolver/1840.16/7401","pdf_url":null,"source":{"id":"https://openalex.org/S4306402468","display_name":"NCSU Libraries Repository (North Carolina State University Libraries)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I137902535","host_organization_name":"North Carolina State University","host_organization_lineage":["https://openalex.org/I137902535"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1569032152","https://openalex.org/W1900201482","https://openalex.org/W1970900297","https://openalex.org/W2022807575","https://openalex.org/W2026320578","https://openalex.org/W2030959856","https://openalex.org/W2103670614","https://openalex.org/W2108204620","https://openalex.org/W2128258670","https://openalex.org/W2134470641","https://openalex.org/W2138632913","https://openalex.org/W2153456949","https://openalex.org/W2155764480","https://openalex.org/W3137094666","https://openalex.org/W4243872270","https://openalex.org/W4244320099","https://openalex.org/W4251534053","https://openalex.org/W6634019501"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W2544364117","https://openalex.org/W2150776253","https://openalex.org/W2089165033","https://openalex.org/W2109750263","https://openalex.org/W4243970730","https://openalex.org/W3003333020","https://openalex.org/W613182605","https://openalex.org/W2078054742","https://openalex.org/W1905744402"],"abstract_inverted_index":{"There":[0],"is":[1,19],"increasing":[2],"interest":[3],"in":[4,110],"using":[5],"Field":[6],"Programmable":[7],"Gate":[8],"Arrays":[9],"(FPGAs)":[10],"as":[11,65],"platforms":[12],"for":[13],"computer":[14],"architecture":[15],"simulation.":[16],"This":[17,153],"paper":[18,154],"concerned":[20],"with":[21,25,113],"modeling":[22,32,173],"superscalar":[23,48,62,94,108,168,176],"processors":[24,177],"FPGAs.":[26],"To":[27],"be":[28,43,58,83],"transformative,":[29],"the":[30,98,135,141,148,185],"FPGA":[31,145,172],"framework":[33,41,81,103,127],"should":[34,42,57,82,104],"meet":[35],"three":[36,131],"criteria.":[37],"(1)":[38],"Configurable:":[39],"The":[40,80,102],"able":[44,84],"to":[45,60,85,97,116],"model":[46,105,164],"diverse":[47,175],"processors,":[49],"like":[50],"a":[51,106,118,138,151,157,188],"software":[52,139],"model.":[53],"In":[54],"particular,":[55],"it":[56],"possible":[59],"vary":[61],"parameters":[63],"such":[64],"fetch,":[66],"issue,":[67],"and":[68,87,121,147,161],"retire":[69],"widths,":[70],"depths":[71],"of":[72,92,123,137,143,150,165,174,187],"pipeline":[73],"stages,":[74],"queue":[75],"sizes,":[76],"etc.":[77],"(2)":[78],"Automatic:":[79],"automatically":[86,159],"efficiently":[88],"map":[89],"any":[90],"one":[91],"its":[93,180],"processor":[95],"configurations":[96],"FPGA.":[99],"(3)":[100],"Realistic:":[101],"modern":[107],"microarchitecture":[109,124],"detail,":[111],"ideally":[112],"prototype":[114],"quality,":[115],"enable":[117],"new":[119],"era":[120],"depth":[122],"research.":[125],"A":[126],"that":[128],"meets":[129],"these":[130],"criteria":[132],"will":[133],"enjoy":[134],"convenience":[136],"model,":[140,146],"speed":[142],"an":[144,166],"experience":[149],"prototype.":[152,190],"describes":[155],"FPGA-Sim,":[156],"configurable,":[158],"FPGA-synthesizable,":[160],"register-transfer-level":[162],"(RTL)":[163],"out-of-order":[167],"processor.":[169],"FPGA-Sim":[170],"enables":[171],"out-of-the-box.":[178],"Moreover,":[179],"direct":[181],"RTL":[182],"implementation":[183],"yields":[184],"fidelity":[186],"hardware":[189]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}