{"id":"https://openalex.org/W2160941272","doi":"https://doi.org/10.1109/ispass.2011.5762722","title":"A reconfigurable simulator for large-scale heterogeneous multicore architectures","display_name":"A reconfigurable simulator for large-scale heterogeneous multicore architectures","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2160941272","doi":"https://doi.org/10.1109/ispass.2011.5762722","mag":"2160941272"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2011.5762722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2011.5762722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018781096","display_name":"Jiayuan Meng","orcid":"https://orcid.org/0000-0002-1135-6518"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiayuan Meng","raw_affiliation_strings":["Department of Computer Science, University of Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["Department of Computer Science, University of Virginia, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5458,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84775405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"33","issue":null,"first_page":"119","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8281316161155701},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7544239163398743},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5834008455276489},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5474373698234558},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5069622993469238},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4994995594024658},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.45223093032836914},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3814697563648224},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09438937902450562}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8281316161155701},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7544239163398743},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5834008455276489},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5474373698234558},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5069622993469238},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4994995594024658},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.45223093032836914},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3814697563648224},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09438937902450562},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispass.2011.5762722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2011.5762722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.1472","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.1472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/%7Eskadron/Papers/ispass_mv5_abstract.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1569032152","https://openalex.org/W1979527452","https://openalex.org/W1985722570","https://openalex.org/W2015659026","https://openalex.org/W2063084220","https://openalex.org/W2097909406","https://openalex.org/W2102727118","https://openalex.org/W2113167168","https://openalex.org/W2120635877","https://openalex.org/W2122646225","https://openalex.org/W2128022558","https://openalex.org/W2134860672","https://openalex.org/W2145021036","https://openalex.org/W2156831150","https://openalex.org/W2164264749","https://openalex.org/W2170382128","https://openalex.org/W2296076633","https://openalex.org/W2535359146","https://openalex.org/W3140903683","https://openalex.org/W4211026048","https://openalex.org/W4238549726","https://openalex.org/W6674443756","https://openalex.org/W6678216939","https://openalex.org/W6683908860","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W4311812695","https://openalex.org/W2117788426","https://openalex.org/W4242015792","https://openalex.org/W3011583392","https://openalex.org/W1992352827","https://openalex.org/W2019451907","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Future":[0],"general":[1],"purpose":[2],"architectures":[3,63],"will":[4],"scale":[5],"to":[6,12,23,102],"hundreds":[7],"of":[8,28,51,75,89,92,124],"cores.":[9,29,59],"In":[10,30],"order":[11],"accommodate":[13],"both":[14],"latency-oriented":[15],"and":[16,84],"throughput-oriented":[17],"workloads,":[18],"the":[19,73,79,90,104],"system":[20],"is":[21,100],"likely":[22],"present":[24],"a":[25,49,65,110,122],"heterogeneous":[26,62],"mix":[27,74],"particular,":[31],"sequential":[32],"code":[33,44],"can":[34],"achieve":[35],"peak":[36,46],"performance":[37],"with":[38],"an":[39,95,117],"out-of-order":[40],"core":[41],"while":[42],"parallel":[43],"achieves":[45],"throughput":[47],"over":[48],"set":[50],"simple,":[52],"in-order":[53],"(10)":[54],"or":[55],"single-instruction,":[56],"multiple-data":[57],"(SIMD)":[58],"These":[60],"large-scale,":[61],"form":[64],"prohibitively":[66],"large":[67,105],"design":[68,106],"space,":[69],"including":[70],"not":[71],"just":[72],"cores,":[76],"but":[77],"also":[78],"memory":[80],"hierarchy,":[81],"coherence":[82],"protocol,":[83],"on-chip":[85],"network":[86,123],"(OCN).":[87],"Because":[88],"abundance":[91],"potential":[93],"architectures,":[94],"easily":[96],"reconfigurable":[97,111],"multicore":[98,112],"simulator":[99,113,119],"needed":[101],"explore":[103],"space.":[107],"We":[108],"build":[109],"based":[114],"on":[115],"M5,":[116],"event-driven":[118],"originally":[120],"targeting":[121],"processors.":[125]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}