{"id":"https://openalex.org/W2140040762","doi":"https://doi.org/10.1109/ispass.2011.5762716","title":"Memory access pattern-aware DRAM performance model for multi-core systems","display_name":"Memory access pattern-aware DRAM performance model for multi-core systems","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2140040762","doi":"https://doi.org/10.1109/ispass.2011.5762716","mag":"2140040762"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2011.5762716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2011.5762716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065064661","display_name":"Hyojin Choi","orcid":"https://orcid.org/0000-0002-1373-9790"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyojin Choi","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea","School of Electrical Engineering, Seoul National University, 599 Gwanak-ro, Gwanak-gu, Seoul, 151-744 Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, 599 Gwanak-ro, Gwanak-gu, Seoul, 151-744 Korea#TAB#","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103224943","display_name":"Jongbok Lee","orcid":"https://orcid.org/0009-0005-6788-1791"},"institutions":[{"id":"https://openalex.org/I24214720","display_name":"Hansung University","ror":"https://ror.org/048m9x696","country_code":"KR","type":"education","lineage":["https://openalex.org/I24214720"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongbok Lee","raw_affiliation_strings":["Department of Information & Communications Engineering, Hansung University, Seoul, South Korea","Dept. of Information & Communications Engineering, Hansung University, 389 Samseon-dong 2-ga, Seongbuk-gu, Seoul, 136-792 Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information & Communications Engineering, Hansung University, Seoul, South Korea","institution_ids":["https://openalex.org/I24214720"]},{"raw_affiliation_string":"Dept. of Information & Communications Engineering, Hansung University, 389 Samseon-dong 2-ga, Seongbuk-gu, Seoul, 136-792 Korea#TAB#","institution_ids":["https://openalex.org/I24214720"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113491293","display_name":"Wonyong Sung","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wonyong Sung","raw_affiliation_strings":["School of Electrical Engineering, Seoul National University, Seoul, South Korea","School of Electrical Engineering, Seoul National University, 599 Gwanak-ro, Gwanak-gu, Seoul, 151-744 Korea#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"School of Electrical Engineering, Seoul National University, 599 Gwanak-ro, Gwanak-gu, Seoul, 151-744 Korea#TAB#","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4702,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.89918107,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"66","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.8792721033096313},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8787661790847778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8057950735092163},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5970862507820129},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5350286960601807},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.521420955657959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5153738856315613},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4735526144504547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4600619375705719},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4572524428367615},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.45202115178108215},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.44056445360183716},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3277454078197479},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27667874097824097},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.22149339318275452},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.15663594007492065},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14743095636367798},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08455005288124084}],"concepts":[{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.8792721033096313},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8787661790847778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8057950735092163},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5970862507820129},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5350286960601807},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.521420955657959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5153738856315613},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4735526144504547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4600619375705719},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4572524428367615},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.45202115178108215},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.44056445360183716},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3277454078197479},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27667874097824097},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.22149339318275452},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.15663594007492065},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14743095636367798},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08455005288124084},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2011.5762716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2011.5762716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322348","display_name":"Korea Science and Engineering Foundation","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1555915743","https://openalex.org/W1950262311","https://openalex.org/W1978007292","https://openalex.org/W1983096721","https://openalex.org/W2000883021","https://openalex.org/W2044206819","https://openalex.org/W2101022290","https://openalex.org/W2115172404","https://openalex.org/W2131825507","https://openalex.org/W2132500083","https://openalex.org/W2145021036","https://openalex.org/W2147193503","https://openalex.org/W2152966519","https://openalex.org/W2154695439","https://openalex.org/W2165697076","https://openalex.org/W2614852291","https://openalex.org/W2725179571","https://openalex.org/W3141344620","https://openalex.org/W3141915942","https://openalex.org/W4232168013","https://openalex.org/W4238549726","https://openalex.org/W4292169167","https://openalex.org/W4298302609","https://openalex.org/W6738282062","https://openalex.org/W6792622593"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2065759842","https://openalex.org/W2185658074","https://openalex.org/W2555826082","https://openalex.org/W2023569851","https://openalex.org/W2557931434","https://openalex.org/W2102480477","https://openalex.org/W2809388636","https://openalex.org/W4233769243","https://openalex.org/W2129513794"],"abstract_inverted_index":{"The":[0,73,100,126,141],"DRAM":[1,18,26,50,54,70,107],"latency":[2,24],"modeling":[3],"is":[4,71,128,152],"complex":[5],"because":[6],"most":[7],"chips":[8],"contain":[9],"row-buffers":[10],"and":[11,56],"multiple":[12],"banks":[13],"to":[14],"exploit":[15],"patterns":[16],"of":[17,25,69,85,90,122],"accesses.":[19],"As":[20,61],"a":[21,62],"result,":[22],"the":[23,32,49,65,83,88,97,106,111,149,159],"access":[27,39,51,58,79,108,113],"not":[28,103,157],"only":[29,104],"depends":[30],"on":[31],"circuit":[33],"timing":[34,55,120,136],"parameters":[35,75],"but":[36,115],"also":[37,116],"memory":[38,57,78,112],"patterns.":[40],"This":[41],"study":[42],"derives":[43],"an":[44],"analytical":[45],"model":[46,102,127],"that":[47,95],"predicts":[48],"performance":[52,63,109],"using":[53,134],"pattern":[59,74,114],"parameters.":[60],"metric,":[64],"bank":[66,155],"busy":[67],"time":[68,151],"used.":[72],"employed":[76],"represent":[77],"characteristics":[80],"such":[81],"as":[82],"number":[84,89],"row-buffer":[86],"misses,":[87],"read":[91],"or":[92],"write":[93],"requests":[94],"hit":[96],"row-buffers,":[98],"etc.":[99],"proposed":[101],"relates":[105],"with":[110,130,138],"provides":[117],"information":[118],"for":[119],"optimization":[121],"next":[123],"generation":[124],"DRAMs.":[125],"evaluated":[129],"SPLASH-2":[131],"benchmark":[132],"by":[133,154,158],"cycle-accurate":[135],"simulations":[137],"DDR3":[139],"timings.":[140],"evaluation":[142],"results":[143],"show":[144],"that,":[145],"in":[146],"memory-bounded":[147],"cases,":[148],"execution":[150],"limited":[153],"utilization,":[156],"data":[160],"bus":[161],"occupation":[162],"ratio.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}