{"id":"https://openalex.org/W2156509923","doi":"https://doi.org/10.1109/ispass.2009.4919652","title":"Experiment flows and microbenchmarks for reverse engineering of branch predictor structures","display_name":"Experiment flows and microbenchmarks for reverse engineering of branch predictor structures","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2156509923","doi":"https://doi.org/10.1109/ispass.2009.4919652","mag":"2156509923"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2009.4919652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031890850","display_name":"Vladimir Uzelac","orcid":null},"institutions":[{"id":"https://openalex.org/I82495205","display_name":"University of Alabama in Huntsville","ror":"https://ror.org/02zsxwr40","country_code":"US","type":"education","lineage":["https://openalex.org/I82495205"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vladimir Uzelac","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alabama, Huntsville, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alabama, Huntsville, USA","institution_ids":["https://openalex.org/I82495205"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083066313","display_name":"Aleksandar Milenkovi\u0107","orcid":"https://orcid.org/0000-0002-9359-4594"},"institutions":[{"id":"https://openalex.org/I82495205","display_name":"University of Alabama in Huntsville","ror":"https://ror.org/02zsxwr40","country_code":"US","type":"education","lineage":["https://openalex.org/I82495205"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aleksandar Milenkovic","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alabama, Huntsville, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alabama, Huntsville, USA","institution_ids":["https://openalex.org/I82495205"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031890850"],"corresponding_institution_ids":["https://openalex.org/I82495205"],"apc_list":null,"apc_paid":null,"fwci":2.1439,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.88386181,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.9120920300483704},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.9063107967376709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518909215927124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6101148128509521},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5868313312530518},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4893731474876404},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.4767740070819855},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.437821626663208},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4342590868473053}],"concepts":[{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.9120920300483704},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.9063107967376709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518909215927124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6101148128509521},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5868313312530518},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4893731474876404},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.4767740070819855},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.437821626663208},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4342590868473053}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispass.2009.4919652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919652","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.157.7544","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.157.7544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.uah.edu/~milenka/docs/vuam_ispass09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1504126084","https://openalex.org/W1560504667","https://openalex.org/W1577879739","https://openalex.org/W1736634110","https://openalex.org/W1991630019","https://openalex.org/W2021954323","https://openalex.org/W2095914779","https://openalex.org/W2096893988","https://openalex.org/W2102474627","https://openalex.org/W2109262733","https://openalex.org/W2119077081","https://openalex.org/W2122563027","https://openalex.org/W2130363691","https://openalex.org/W2134086144","https://openalex.org/W2134633067","https://openalex.org/W2138351227","https://openalex.org/W2142970371","https://openalex.org/W2144764850","https://openalex.org/W2149051149","https://openalex.org/W2156484396","https://openalex.org/W2157364313","https://openalex.org/W2159617380","https://openalex.org/W2188086156","https://openalex.org/W2408741367","https://openalex.org/W2782236706","https://openalex.org/W4229969610","https://openalex.org/W4232980069","https://openalex.org/W4239813889","https://openalex.org/W4242220430","https://openalex.org/W4247967619","https://openalex.org/W6674900646","https://openalex.org/W6676311259","https://openalex.org/W6678438195","https://openalex.org/W6679582580","https://openalex.org/W6687068833","https://openalex.org/W6714120795"],"related_works":["https://openalex.org/W2016111908","https://openalex.org/W2156509923","https://openalex.org/W1996076926","https://openalex.org/W1527636930","https://openalex.org/W4231429033","https://openalex.org/W4247967619","https://openalex.org/W2142970371","https://openalex.org/W103141792","https://openalex.org/W1978925434","https://openalex.org/W2171404599"],"abstract_inverted_index":{"Insights":[0],"into":[1],"branch":[2,42,50,66,90,94,98,102],"predictor":[3,46,103],"organization":[4],"and":[5,35,44,79,107],"operation":[6],"can":[7],"be":[8],"used":[9,85],"in":[10,86],"architecture-aware":[11],"compiler":[12],"optimizations":[13],"to":[14,72],"improve":[15],"program":[16,53],"performance.":[17],"Unfortunately,":[18],"such":[19],"details":[20],"are":[21,59],"rarely":[22],"publicly":[23],"disclosed.":[24],"In":[25],"this":[26],"paper":[27],"we":[28],"introduce":[29],"a":[30,116],"set":[31],"of":[32],"experiment":[33,57],"flows":[34,58],"corresponding":[36],"microbenchmarks":[37],"for":[38],"reverse":[39],"engineering":[40],"cache-like":[41],"target":[43,95,99],"outcome":[45],"structures,":[47],"indexed":[48],"by":[49],"address":[51],"or":[52],"path":[54],"information.":[55],"The":[56],"demonstrated":[60],"on":[61],"the":[62,74,87,93],"Intel":[63],"Pentium":[64,88],"M":[65,89],"predictor.":[67,109],"We":[68],"have":[69,112],"been":[70,113],"able":[71],"determine":[73],"size,":[75],"organization,":[76],"internal":[77],"operation,":[78],"interactions":[80],"between":[81],"various":[82],"hardware":[83],"structures":[84],"predictor,":[91,106],"namely":[92],"buffer,":[96,100,104],"indirect":[97],"loop":[101],"global":[105],"bimodal":[108],"These":[110],"findings":[111],"validated":[114],"using":[115],"functional":[117],"PIN":[118],"model.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}