{"id":"https://openalex.org/W2121420032","doi":"https://doi.org/10.1109/ispass.2009.4919640","title":"Exploring speculative parallelism in SPEC2006","display_name":"Exploring speculative parallelism in SPEC2006","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2121420032","doi":"https://doi.org/10.1109/ispass.2009.4919640","mag":"2121420032"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2009.4919640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066286086","display_name":"Venkatesan Packirisamy","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Venkatesan Packirisamy","raw_affiliation_strings":["University of Minnesota, Minneapolis, USA","University of Minnesota, Minneapolis, , USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota, Minneapolis, , USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053597061","display_name":"Antonia Zhai","orcid":"https://orcid.org/0000-0002-8921-1415"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonia Zhai","raw_affiliation_strings":["University of Minnesota, Minneapolis, USA","University of Minnesota, Minneapolis, , USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota, Minneapolis, , USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017207899","display_name":"Wei\u2010Chung Hsu","orcid":"https://orcid.org/0000-0002-0833-7981"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei-Chung Hsu","raw_affiliation_strings":["University of Minnesota, Minneapolis, USA","University of Minnesota, Minneapolis, , USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota, Minneapolis, , USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052005800","display_name":"Pen-Chung Yew","orcid":"https://orcid.org/0000-0001-9653-8777"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pen-Chung Yew","raw_affiliation_strings":["University of Minnesota, Minneapolis, USA","University of Minnesota, Minneapolis, , USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota, Minneapolis, , USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013973515","display_name":"Tin\u2010Fook Ngai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tin-Fook Ngai","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5066286086"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":1.8759,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.86379555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8982675075531006},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8272097706794739},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8021847009658813},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6455209255218506},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.5715253353118896},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5528923869132996},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.5442313551902771},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5333881974220276},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.5204234719276428},{"id":"https://openalex.org/keywords/implicit-parallelism","display_name":"Implicit parallelism","score":0.48994794487953186},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.46141207218170166},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45754170417785645},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.43809065222740173},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4340210556983948},{"id":"https://openalex.org/keywords/automatic-parallelization","display_name":"Automatic parallelization","score":0.4256201684474945},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.41630643606185913},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3645380735397339},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.26967260241508484},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23488467931747437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11846095323562622}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8982675075531006},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8272097706794739},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8021847009658813},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6455209255218506},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.5715253353118896},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5528923869132996},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.5442313551902771},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5333881974220276},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.5204234719276428},{"id":"https://openalex.org/C3543717","wikidata":"https://www.wikidata.org/wiki/Q6007302","display_name":"Implicit parallelism","level":4,"score":0.48994794487953186},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.46141207218170166},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45754170417785645},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.43809065222740173},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4340210556983948},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.4256201684474945},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.41630643606185913},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3645380735397339},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.26967260241508484},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23488467931747437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11846095323562622}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ispass.2009.4919640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2009.4919640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.167.9836","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.167.9836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.umn.edu/%7Ezhai/publications/ispass09.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.402.1589","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.402.1589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.umn.edu/tech_reports_upload/tr2008/08-036.pdf","raw_type":"text"},{"id":"pmh:oai:conservancy.umn.edu:11299/215779","is_oa":false,"landing_page_url":"http://hdl.handle.net/11299/215779","pdf_url":null,"source":{"id":"https://openalex.org/S4306402521","display_name":"University of Minnesota Digital Conservancy (University of Minnesota)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130238516","host_organization_name":"University of Minnesota","host_organization_lineage":["https://openalex.org/I130238516"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Report"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1481234801","https://openalex.org/W1749933618","https://openalex.org/W1869745331","https://openalex.org/W1982208645","https://openalex.org/W2010220656","https://openalex.org/W2032094184","https://openalex.org/W2037462607","https://openalex.org/W2056702832","https://openalex.org/W2057473983","https://openalex.org/W2071130955","https://openalex.org/W2080073745","https://openalex.org/W2089158070","https://openalex.org/W2095703459","https://openalex.org/W2109502721","https://openalex.org/W2121082877","https://openalex.org/W2125340270","https://openalex.org/W2127642645","https://openalex.org/W2134633067","https://openalex.org/W2135470015","https://openalex.org/W2137239834","https://openalex.org/W2165856991","https://openalex.org/W2187874404","https://openalex.org/W4235388166","https://openalex.org/W4239813889","https://openalex.org/W4244841987","https://openalex.org/W4247496551","https://openalex.org/W6637920867","https://openalex.org/W6639130328","https://openalex.org/W6672828222"],"related_works":["https://openalex.org/W2034886984","https://openalex.org/W2135470015","https://openalex.org/W2905048389","https://openalex.org/W3012114143","https://openalex.org/W2005952754","https://openalex.org/W4247496551","https://openalex.org/W1972872690","https://openalex.org/W2126220043","https://openalex.org/W1567437828","https://openalex.org/W2274823567"],"abstract_inverted_index":{"The":[0],"computer":[1],"industry":[2],"has":[3],"adopted":[4],"multi-threaded":[5],"and":[6,51,63,95,118,122,143],"multi-core":[7],"architectures":[8],"as":[9,59,205,234],"the":[10,22,72,104,135],"clock":[11],"rate":[12],"increase":[13],"stalled":[14],"in":[15,84,107,151],"early":[16],"2000's.":[17],"It":[18],"was":[19],"hoped":[20],"that":[21,145,169,177,211],"continuous":[23],"improvement":[24,215],"of":[25,74,81,139,189],"single-program":[26],"performance":[27,127],"could":[28,196],"be":[29,98,171,197,217],"achieved":[30,198],"through":[31],"these":[32],"architectures.":[33],"However,":[34],"traditional":[35,201],"parallelizing":[36,202],"compilers":[37],"often":[38],"fail":[39],"to":[40,70,97,156,166,236,238],"effectively":[41],"parallelize":[42],"general-purpose":[43,85],"applications":[44,86],"which":[45],"typically":[46],"have":[47,67,91],"complex":[48],"control":[49],"flow":[50],"excessive":[52],"pointer":[53],"usage.":[54],"Recently":[55],"hardware":[56],"techniques":[57],"such":[58,204],"Transactional":[60],"Memory":[61],"(TM)":[62],"Thread-Level":[64],"Speculation":[65],"(TLS)":[66],"been":[68,92],"proposed":[69],"simplify":[71],"task":[73],"parallelization":[75],"by":[76,199],"using":[77,223],"speculative":[78,82],"threads.":[79],"Potential":[80],"parallelism":[83,106,147],"like":[87],"SPEC":[88,140,152],"CPU":[89],"2000":[90],"well":[93],"studied":[94],"shown":[96],"moderately":[99],"successful.":[100],"Preliminary":[101],"work":[102],"examining":[103],"potential":[105,148],"SPEC2006":[108],"deployed":[109],"parallel":[110],"threads":[111],"with":[112,178],"a":[113,161,200,239],"restrictive":[114],"TLS":[115,164,229],"execution":[116],"model":[117],"limited":[119,126],"compiler":[120,165,203],"support,":[121],"thus":[123],"only":[124],"showed":[125],"potential.":[128],"In":[129],"this":[130],"paper,":[131],"we":[132,175,182,227],"first":[133],"analyze":[134],"cross-iteration":[136],"dependence":[137],"behavior":[138],"2006":[141,153],"benchmarks":[142,222],"show":[144],"more":[146],"is":[149],"available":[150],"benchmarks,":[154],"comparing":[155],"SPEC2000.":[157],"We":[158],"further":[159],"use":[160],"state-of-the-art":[162],"profile-driven":[163],"identify":[167],"loops":[168],"can":[170,183,216],"speculatively":[172],"parallelized.":[173],"Overall,":[174],"found":[176,210],"optimal":[179],"loop":[180,232,241],"selection":[181],"potentially":[184,218],"achieve":[185],"an":[186,212],"average":[187],"speedup":[188],"60%":[190],"on":[191,220,230],"four":[192],"cores":[193,225],"over":[194],"what":[195],"Intel's":[206],"ICC":[207],"compiler.We":[208],"also":[209],"additional":[213],"11%":[214],"obtained":[219],"selected":[221],"8":[224],"when":[226],"extend":[228],"multiple":[231],"levels":[233],"opposed":[235],"restricting":[237],"single":[240],"level.":[242]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}