{"id":"https://openalex.org/W2118948187","doi":"https://doi.org/10.1109/ispass.2008.4510745","title":"Processor Performance Modeling using Symbolic Simulation","display_name":"Processor Performance Modeling using Symbolic Simulation","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2118948187","doi":"https://doi.org/10.1109/ispass.2008.4510745","mag":"2118948187"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2008.4510745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2008.4510745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035434738","display_name":"Omid Azizi","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Omid Azizi","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, USA","Dept. of Electr. Eng., Stanford Univ., Stanford, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Stanford Univ., Stanford, CA#TAB#","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005994838","display_name":"Jamison D. Collins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamison Collins","raw_affiliation_strings":["Microarchitecture Research Lab (MRL), Intel Corporation, USA","Microarchitecture Research Lab (MRL), Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab (MRL), Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab (MRL), Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085577811","display_name":"Dinesh Patil","orcid":"https://orcid.org/0000-0001-9588-8513"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Patil","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, USA","Dept of Electrical Engineering, Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Dept of Electrical Engineering, Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100371015","display_name":"Hong Wang","orcid":"https://orcid.org/0009-0008-2874-2168"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong Wang","raw_affiliation_strings":["Microarchitecture Research Lab (MRL), Intel Corporation, USA","Microarchitecture Research Lab (MRL), Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microarchitecture Research Lab (MRL), Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Microarchitecture Research Lab (MRL), Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090469068","display_name":"Mark Horowitz","orcid":"https://orcid.org/0000-0003-3245-7542"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Horowitz","raw_affiliation_strings":["Department of Electrical Engineering, University of Stanford, USA","Dept of Electrical Engineering, Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Dept of Electrical Engineering, Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9394,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72883675,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8265595436096191},{"id":"https://openalex.org/keywords/chunking","display_name":"Chunking (psychology)","score":0.6518746614456177},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5536738038063049},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4968436062335968},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48872923851013184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43470266461372375},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36739176511764526},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33709102869033813},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18858081102371216},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14998260140419006},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.10817152261734009}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8265595436096191},{"id":"https://openalex.org/C203357204","wikidata":"https://www.wikidata.org/wiki/Q1089605","display_name":"Chunking (psychology)","level":2,"score":0.6518746614456177},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5536738038063049},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4968436062335968},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48872923851013184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43470266461372375},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36739176511764526},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33709102869033813},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18858081102371216},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14998260140419006},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.10817152261734009},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2008.4510745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2008.4510745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1935830523","https://openalex.org/W2013925092","https://openalex.org/W2073617099","https://openalex.org/W2096365807","https://openalex.org/W2104225326","https://openalex.org/W2106270437","https://openalex.org/W2107068041","https://openalex.org/W2108367172","https://openalex.org/W2109814389","https://openalex.org/W2122939826","https://openalex.org/W2128152474","https://openalex.org/W2132219981","https://openalex.org/W2139350452","https://openalex.org/W2157070686","https://openalex.org/W2163255067","https://openalex.org/W2163290010","https://openalex.org/W2164718075","https://openalex.org/W2166358385","https://openalex.org/W2168361773","https://openalex.org/W2611258316","https://openalex.org/W4233932103","https://openalex.org/W4236407777","https://openalex.org/W4239009581","https://openalex.org/W4240785738","https://openalex.org/W4248341341","https://openalex.org/W6674460866","https://openalex.org/W6684525106"],"related_works":["https://openalex.org/W2384729545","https://openalex.org/W2198395236","https://openalex.org/W2800417007","https://openalex.org/W147604216","https://openalex.org/W2161080928","https://openalex.org/W2118525872","https://openalex.org/W2279104074","https://openalex.org/W4360764637","https://openalex.org/W2907675665","https://openalex.org/W2074257305"],"abstract_inverted_index":{"We":[0,58,109],"propose":[1],"a":[2,10,46,84,104,118],"method":[3],"of":[4,12,26,64,93,103],"analytically":[5],"characterizing":[6],"processor":[7,56],"performance":[8,52],"as":[9],"function":[11],"circuit":[13],"latencies.":[14],"In":[15],"our":[16,111],"approach,":[17],"we":[18],"modify":[19],"traditional":[20,119],"simulation":[21,35,101,107],"to":[22,91],"use":[23],"variables":[24],"instead":[25],"fixed":[27],"latencies":[28],"for":[29,97],"the":[30,43,51,60,100,124],"internal":[31],"functional":[32],"units.":[33],"The":[34],"engine":[36],"then":[37],"algebraically":[38],"computes":[39],"execution":[40],"times,":[41],"and":[42,67,72,123],"result":[44],"is":[45],"mathematical":[47],"equation":[48,74],"which":[49],"characterizes":[50],"space":[53,88],"across":[54],"numerous":[55],"configurations.":[57],"discuss":[59],"computational":[61],"complexity":[62],"issues":[63],"this":[65,79],"approach":[66,80,112],"show":[68],"that":[69],"instruction":[70],"chunking":[71],"simple":[73],"redundancy":[75],"checking":[76],"can":[77,82],"make":[78],"feasible-we":[81],"model":[83],"large":[85],"multi-dimensional":[86],"design":[87,94],"with":[89],"thousands":[90],"millions":[92],"parameter":[95],"combinations":[96],"about":[98],"10times":[99],"time":[102],"single":[105],"conventional":[106],"run.":[108],"demonstrate":[110],"by":[113],"exploring":[114],"two":[115],"different":[116],"machines:":[117],"MlPS-style":[120],"in-order":[121],"pipeline":[122],"Intel":[125],"Graphics":[126],"Media":[127],"Accelerator":[128],"X3000.":[129]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}