{"id":"https://openalex.org/W2108204620","doi":"https://doi.org/10.1109/ispass.2008.4510733","title":"Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs","display_name":"Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2108204620","doi":"https://doi.org/10.1109/ispass.2008.4510733","mag":"2108204620"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2008.4510733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2008.4510733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Pellauer","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080480437","display_name":"Muralidaran Vijayaraghavan","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muralidaran Vijayaraghavan","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["VSSAD Group, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD Group, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060692552","display_name":"Arvind Arvind","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA","VSSAD Group, Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Artificial Intelligence Laboratory, Computation Structures Group, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"VSSAD Group, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.826079785823822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8253940939903259},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6238901615142822},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5876314043998718},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5637755393981934},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4963584542274475},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4526526629924774},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44579222798347473},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43686720728874207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39934056997299194}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.826079785823822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8253940939903259},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6238901615142822},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5876314043998718},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5637755393981934},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4963584542274475},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4526526629924774},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44579222798347473},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43686720728874207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39934056997299194},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2008.4510733","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2008.4510733","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1936682962","https://openalex.org/W2022807575","https://openalex.org/W2053994631","https://openalex.org/W2066339098","https://openalex.org/W2097117297","https://openalex.org/W2104101029","https://openalex.org/W2107526733","https://openalex.org/W2119160628","https://openalex.org/W2127955902","https://openalex.org/W2128258670","https://openalex.org/W2130080799","https://openalex.org/W2138632913","https://openalex.org/W2141189134","https://openalex.org/W2161115325","https://openalex.org/W2161614117","https://openalex.org/W2506664876","https://openalex.org/W3137094666","https://openalex.org/W4244320099","https://openalex.org/W4251534053"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W2732121450","https://openalex.org/W2045183646","https://openalex.org/W1619273082","https://openalex.org/W1604566864","https://openalex.org/W1921315784"],"abstract_inverted_index":{"In":[0],"this":[1,41],"paper":[2],"we":[3],"explore":[4],"microprocessor":[5],"performance":[6],"models":[7,48,76],"implemented":[8],"on":[9,68],"FPGAs.":[10],"While":[11],"FPGAs":[12],"can":[13,22,39,82],"help":[14],"with":[15],"simulation":[16],"speed,":[17],"the":[18,44,55,63,84],"increased":[19],"implementation":[20,67],"complexity":[21],"degrade":[23],"model":[24],"development":[25,45],"time.":[26],"We":[27,53,71],"assess":[28,89],"whether":[29],"a":[30],"simulator":[31,59],"split":[32],"into":[33],"closely-coupled":[34],"timing":[35,47,75],"and":[36,61,88],"functional":[37,86],"partitions":[38],"address":[40],"by":[42],"easing":[43],"of":[46,57,65,77],"while":[49],"retaining":[50],"fine-grained":[51],"parallelism.":[52],"give":[54],"semantics":[56],"our":[58],"partitioning,":[60],"discuss":[62],"architecture":[64],"its":[66],"an":[69],"FPGA.":[70],"describe":[72],"how":[73],"three":[74],"vastly":[78],"different":[79],"target":[80],"processors":[81],"use":[83],"same":[85],"partition,":[87],"their":[90],"performance.":[91]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}