{"id":"https://openalex.org/W2134860672","doi":"https://doi.org/10.1109/ispass.2006.1620807","title":"ATTILA: a cycle-level execution-driven simulator for modern GPU architectures","display_name":"ATTILA: a cycle-level execution-driven simulator for modern GPU architectures","publication_year":2006,"publication_date":"2006-04-28","ids":{"openalex":"https://openalex.org/W2134860672","doi":"https://doi.org/10.1109/ispass.2006.1620807","mag":"2134860672"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2006.1620807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2006.1620807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091252772","display_name":"V\u00edctor Moya del Barrio","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V.M. del Barrio","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"C. Gonzalez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Gonzalez","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042593224","display_name":"Josep Roca","orcid":"https://orcid.org/0000-0003-4768-8722"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Roca","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017533920","display_name":"A. Fern\u00e1ndez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Fernandez","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":97,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8439009189605713},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.7656054496765137},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7550911903381348},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.6213562488555908},{"id":"https://openalex.org/keywords/opengl","display_name":"OpenGL","score":0.5777568817138672},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3789711594581604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3499613404273987},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33443933725357056},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18588614463806152},{"id":"https://openalex.org/keywords/visualization","display_name":"Visualization","score":0.13624513149261475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8439009189605713},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.7656054496765137},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7550911903381348},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.6213562488555908},{"id":"https://openalex.org/C2778305236","wikidata":"https://www.wikidata.org/wiki/Q178570","display_name":"OpenGL","level":3,"score":0.5777568817138672},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3789711594581604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3499613404273987},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33443933725357056},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18588614463806152},{"id":"https://openalex.org/C36464697","wikidata":"https://www.wikidata.org/wiki/Q451553","display_name":"Visualization","level":2,"score":0.13624513149261475},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispass.2006.1620807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2006.1620807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Performance Analysis of Systems and Software","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.562.6318","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.562.6318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.ac.upc.edu/vmoya/docs/ISPASS - ATTILASim.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1598336441","https://openalex.org/W1807158275","https://openalex.org/W1884000204","https://openalex.org/W2009139756","https://openalex.org/W2034227610","https://openalex.org/W2035370873","https://openalex.org/W2063084220","https://openalex.org/W2071861849","https://openalex.org/W2086587199","https://openalex.org/W2097117297","https://openalex.org/W2099600908","https://openalex.org/W2101595571","https://openalex.org/W2117236520","https://openalex.org/W2118688057","https://openalex.org/W2125613681","https://openalex.org/W2134960903","https://openalex.org/W2137043324","https://openalex.org/W2139774022","https://openalex.org/W2150953684","https://openalex.org/W2158544504","https://openalex.org/W2168336725","https://openalex.org/W2287868938","https://openalex.org/W3001604406","https://openalex.org/W3023473353","https://openalex.org/W4251846088","https://openalex.org/W6677965660","https://openalex.org/W6678523387","https://openalex.org/W6680066186","https://openalex.org/W6907552669"],"related_works":["https://openalex.org/W1948607442","https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W3004004161","https://openalex.org/W1581821647","https://openalex.org/W2011148850","https://openalex.org/W2141090099"],"abstract_inverted_index":{"The":[0,41,98],"present":[1],"work":[2],"presents":[3],"a":[4,91,106],"cycle-level":[5],"execution-driven":[6],"simulator":[7,36,60,82,101],"for":[8,18,63],"modern":[9],"GPU":[10,20,70,110],"architectures.":[11],"We":[12,72],"discuss":[13],"the":[14,24,31,34,38,49,53,58,68,75,81,103,115,119,126],"simulation":[15,42,104],"model":[16,43],"used":[17,78],"our":[19],"simulator,":[21],"based":[22],"in":[23,57],"concept":[25],"of":[26,55,67,105,109],"boxes":[27],"and":[28,30,37,51,90,112,128],"signals,":[29],"relation":[32],"between":[33],"timing":[35,59],"functional":[39],"emulator.":[40],"we":[44],"use":[45],"helps":[46],"to":[47,79,118],"increase":[48],"accuracy":[50],"reduce":[52],"number":[54],"errors":[56],"while":[61],"allowing":[62],"an":[64],"easy":[65],"extensibility":[66],"simulated":[69],"architecture.":[71],"also":[73],"introduce":[74],"OpenGL":[76],"framework":[77],"feed":[80],"with":[83],"traces":[84],"from":[85,114],"real":[86],"applications":[87],"(UT2004,":[88],"Doom3)":[89],"performance":[92],"debugging":[93],"tool":[94],"(Signal":[95],"Trace":[96],"Visualizer).":[97],"presented":[99],"ATTILA":[100],"supports":[102],"whole":[107],"range":[108],"configurations":[111],"architectures,":[113],"embedded":[116],"segment":[117],"high":[120],"end":[121],"PC":[122],"segment,":[123],"supporting":[124],"both":[125],"unified":[127,130],"non":[129],"shader":[131],"architectural":[132],"models.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}