{"id":"https://openalex.org/W2009875829","doi":"https://doi.org/10.1109/ispass.2005.1430575","title":"Architectural Characterization of Processor Affinity in Network Processing","display_name":"Architectural Characterization of Processor Affinity in Network Processing","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2009875829","doi":"https://doi.org/10.1109/ispass.2005.1430575","mag":"2009875829"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2005.1430575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2005.1430575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018241644","display_name":"Annie Foong","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Foong","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066800978","display_name":"Jason M. Fung","orcid":"https://orcid.org/0000-0001-9754-8715"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fung","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110280135","display_name":"Don Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Newell","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112652304","display_name":"S.G. Abraham","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Abraham","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027289483","display_name":"P. Irelan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Irelan","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084871488","display_name":"A. Lopez-Estrada","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Lopez-Estrada","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5018241644"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.7786,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.76831768,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"3","issue":null,"first_page":"207","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7332162857055664},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6992090940475464},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6521442532539368},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.6017805337905884},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5785356163978577},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5500426292419434},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4764014780521393},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.47119638323783875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4670998454093933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12567314505577087}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7332162857055664},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6992090940475464},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6521442532539368},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.6017805337905884},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5785356163978577},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5500426292419434},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4764014780521393},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47119638323783875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4670998454093933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12567314505577087},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2005.1430575","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2005.1430575","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1576624296","https://openalex.org/W1964102159","https://openalex.org/W2003465625","https://openalex.org/W2022019790","https://openalex.org/W2097335022","https://openalex.org/W2126682372","https://openalex.org/W2131198439","https://openalex.org/W2131337712","https://openalex.org/W2148954445","https://openalex.org/W2152129144","https://openalex.org/W2160094191","https://openalex.org/W2542816570","https://openalex.org/W3150372793","https://openalex.org/W4250790217","https://openalex.org/W4250908905"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2109690896","https://openalex.org/W2391783641","https://openalex.org/W4231875098","https://openalex.org/W4230529130","https://openalex.org/W2391365542","https://openalex.org/W2361731841","https://openalex.org/W2386367690","https://openalex.org/W4243198198"],"abstract_inverted_index":{"Network":[0],"protocol":[1],"stacks,":[2],"in":[3,16,40,55],"particular":[4],"TCP/IP":[5],"software":[6],"implementations,":[7],"are":[8],"known":[9],"for":[10,22],"its":[11],"inability":[12],"to":[13,37,61,104,130],"scale":[14],"well":[15,32],"general-purpose":[17],"monolithic":[18],"operating":[19,47],"systems":[20,48],"(OS)":[21],"SMP.":[23],"Previous":[24],"researchers":[25],"have":[26,49],"experimented":[27],"with":[28],"affinitizing":[29],"processes/thread,":[30],"as":[31,33],"interrupts":[34],"from":[35],"devices,":[36],"specific":[38],"processors":[39],"a":[41,99],"SMP":[42],"system.":[43],"However,":[44],"general":[45],"purpose":[46],"minimal":[50],"consideration":[51],"of":[52,66,71,82,102,115,123],"user-defined":[53],"affinity":[54,67,87,96,111,124],"their":[56],"schedulers.":[57],"Our":[58],"goal":[59],"is":[60,133],"expose":[62],"the":[63,72,121],"full":[64],"potential":[65],"by":[68],"in-depth":[69],"characterization":[70,134],"reasons":[73],"behind":[74],"performance":[75,84],"gains.":[76],"We":[77],"conducted":[78],"an":[79],"experimental":[80],"study":[81],"TCP":[83],"under":[85],"various":[86],"modes":[88],"on":[89,125],"IA-based":[90],"servers.":[91],"Results":[92],"showed":[93],"that":[94,135],"interrupt":[95,110],"alone":[97],"provided":[98],"throughput":[100],"gain":[101],"up":[103],"25%,":[105],"and":[106,109],"combined":[107],"thread/process":[108],"can":[112],"achieve":[113],"gains":[114],"30%.":[116],"In":[117],"particular,":[118],"calling":[119],"out":[120],"impact":[122],"machine":[126],"clears":[127],"(in":[128],"addition":[129],"cache":[131],"misses)":[132],"has":[136],"not":[137],"been":[138],"done":[139],"before":[140]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}