{"id":"https://openalex.org/W2170665184","doi":"https://doi.org/10.1109/ispass.2003.1190244","title":"Performance implications of chipset caches in web servers","display_name":"Performance implications of chipset caches in web servers","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2170665184","doi":"https://doi.org/10.1109/ispass.2003.1190244","mag":"2170665184"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2003.1190244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2003.1190244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102849990","display_name":"Ravishankar Iyer","orcid":"https://orcid.org/0000-0001-5383-9561"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Iyer","raw_affiliation_strings":["Enterprise Platforms Group, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Enterprise Platforms Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5102849990"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1749,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.54250451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"50","issue":null,"first_page":"176","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.9160357117652893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.836292564868927},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7309576869010925},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.6809595823287964},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.6610813140869141},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5868135094642639},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5751783847808838},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5653793215751648},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5635716915130615},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5011293888092041},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.490665078163147},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4119425415992737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37905868887901306},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.29161423444747925},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0895119309425354}],"concepts":[{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.9160357117652893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.836292564868927},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7309576869010925},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.6809595823287964},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.6610813140869141},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5868135094642639},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5751783847808838},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5653793215751648},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5635716915130615},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5011293888092041},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.490665078163147},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4119425415992737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37905868887901306},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.29161423444747925},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0895119309425354},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2003.1190244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2003.1190244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W64561428","https://openalex.org/W100835879","https://openalex.org/W1676242600","https://openalex.org/W1975025054","https://openalex.org/W1985148487","https://openalex.org/W2053194601","https://openalex.org/W2095957868","https://openalex.org/W2117789715","https://openalex.org/W2120622243","https://openalex.org/W2124152379","https://openalex.org/W2127547524","https://openalex.org/W2141686508","https://openalex.org/W2143285027","https://openalex.org/W2145021036","https://openalex.org/W2146296339","https://openalex.org/W2154176977","https://openalex.org/W2162773908","https://openalex.org/W2165755248","https://openalex.org/W2167937400","https://openalex.org/W4234916704","https://openalex.org/W4237150160","https://openalex.org/W4238549726","https://openalex.org/W4255455181","https://openalex.org/W6602609726","https://openalex.org/W6604083863","https://openalex.org/W6674778061","https://openalex.org/W6681727442","https://openalex.org/W6682725625"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2126408955","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2006655698","https://openalex.org/W2148571123","https://openalex.org/W2734782074"],"abstract_inverted_index":{"As":[0],"Internet":[1,17,38,182],"usage":[2],"continues":[3],"to":[4,10,13,108],"expand":[5],"rapidly,":[6],"careful":[7],"attention":[8],"needs":[9],"be":[11],"paid":[12],"the":[14,30,77,93,98,106,121,126,132,144,151,155],"design":[15,45],"of":[16,32,37,80,123,135,153],"servers":[18],"for":[19,47,72,180],"achieving":[20],"high":[21],"performance":[22,36,78,133],"and":[23,42,66,116,118,164],"end-user":[24],"satisfaction.":[25],"In":[26],"this":[27,171],"paper,":[28],"with":[29],"aim":[31],"improving":[33],"memory":[34,137],"system":[35,168],"servers,":[39,74],"we":[40,75,148],"propose":[41],"evaluate":[43],"various":[44],"alternatives":[46],"\"chipset":[48],"caches\",":[49],"a":[50,56,69,84],"shared":[51],"cache":[52,62,110,114,157],"layer":[53],"embedded":[54],"within":[55],"server":[57],"chipset.":[58],"Using":[59],"our":[60],"trace-based":[61],"simulation":[63,162],"framework":[64],"(CASPER)":[65],"SPECweb99":[67],"as":[68,113],"representative":[70],"workload":[71],"web":[73,87],"present":[76,131],"implications":[79,134,152,166],"chipset":[81,127,145,156,175],"caches":[82,176],"in":[83],"front-end":[85],"dual-processor":[86],"server.":[88],"We":[89,104,129],"start":[90],"by":[91,96,140],"analyzing":[92],"improvement":[94],"gained":[95],"caching":[97],"data":[99,163],"from":[100],"processor-initiated":[101],"requests":[102,138],"alone.":[103],"study":[105,120,150],"sensitivity":[107],"basic":[109],"parameters":[111],"(such":[112],"size":[115],"associativity)":[117],"also":[119,149],"impact":[122],"prefetching":[124],"into":[125],"cache.":[128,146],"then":[130],"routing":[136],"initiated":[139],"I/O":[141],"devices":[142],"through":[143],"Finally,":[147],"making":[154],"inclusive.":[158],"Based":[159],"on":[160,167],"detailed":[161],"its":[165],"level":[169],"performance,":[170],"paper":[172],"shows":[173],"that":[174],"have":[177],"significant":[178],"potential":[179],"future":[181],"servers.":[183]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}