{"id":"https://openalex.org/W1787780024","doi":"https://doi.org/10.1109/ispass.2003.1190229","title":"Performance potentials of compiler-directed data speculation","display_name":"Performance potentials of compiler-directed data speculation","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1787780024","doi":"https://doi.org/10.1109/ispass.2003.1190229","mag":"1787780024"},"language":"en","primary_location":{"id":"doi:10.1109/ispass.2003.1190229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2003.1190229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youfeng Wu","raw_affiliation_strings":["Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101706560","display_name":"Liling Chen","orcid":"https://orcid.org/0000-0002-3062-5568"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Ling Chen","raw_affiliation_strings":["Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114176728","display_name":"R.D.-C. Ju","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Ju","raw_affiliation_strings":["Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068805139","display_name":"Juan Fang","orcid":"https://orcid.org/0000-0002-4542-8727"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fang","raw_affiliation_strings":["Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programming Systems Research Laboratory, INTEL, Research Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Syst. Res. Lab., Intel Labs., Santa Clara, CA, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"22","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speculation","display_name":"Speculation","score":0.9061224460601807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8243672251701355},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7117514610290527},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6202876567840576},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.5851039290428162},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5524307489395142},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.5313048362731934},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.4931918978691101},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42202630639076233},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20548126101493835},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.1566467583179474},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.08747866749763489},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07708817720413208}],"concepts":[{"id":"https://openalex.org/C47941915","wikidata":"https://www.wikidata.org/wiki/Q107885","display_name":"Speculation","level":2,"score":0.9061224460601807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8243672251701355},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7117514610290527},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6202876567840576},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.5851039290428162},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5524307489395142},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.5313048362731934},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.4931918978691101},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42202630639076233},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20548126101493835},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.1566467583179474},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.08747866749763489},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07708817720413208},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispass.2003.1190229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispass.2003.1190229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W51368210","https://openalex.org/W1976058961","https://openalex.org/W1985463181","https://openalex.org/W2003675210","https://openalex.org/W2036162899","https://openalex.org/W2040778410","https://openalex.org/W2075651377","https://openalex.org/W2101134669","https://openalex.org/W2103883583","https://openalex.org/W2107782879","https://openalex.org/W2114895220","https://openalex.org/W2125785581","https://openalex.org/W2148555526","https://openalex.org/W2157074753","https://openalex.org/W2164228393","https://openalex.org/W2177605905","https://openalex.org/W4239025062","https://openalex.org/W4253832414","https://openalex.org/W6675115123","https://openalex.org/W6675965806"],"related_works":["https://openalex.org/W2124112831","https://openalex.org/W2107711797","https://openalex.org/W4310747513","https://openalex.org/W3200493004","https://openalex.org/W1891584596","https://openalex.org/W4308643153","https://openalex.org/W2243398978","https://openalex.org/W2529446866","https://openalex.org/W2039018296","https://openalex.org/W2132214193"],"abstract_inverted_index":{"Compiler-directed":[0],"data":[1,33,62,98,113,127,141,186],"speculation":[2,63,128,142],"has":[3],"been":[4],"implemented":[5],"on":[6],"Itanium":[7],"systems":[8],"to":[9,14,35,45,53,144],"allow":[10],"for":[11,112,129],"a":[12,16,19,43],"compiler":[13],"move":[15],"load":[17,44,181],"across":[18],"store":[20],"even":[21],"when":[22],"the":[23,59,67,76,79,84,88,92,101,105,108,123,137,160,165,170,177,180],"two":[24],"operations":[25],"are":[26],"potentially":[27],"aliased":[28],"This":[29],"not":[30],"only":[31],"breaks":[32],"dependency":[34],"reduce":[36],"critical":[37,146,168],"path":[38,147],"length,":[39],"but":[40],"also":[41,155],"allows":[42],"be":[46],"scheduled":[47],"far":[48],"apart":[49],"from":[50,97],"its":[51],"uses":[52],"hide":[54],"cache":[55,150,173],"miss":[56,151,174],"latencies.":[57],"However,":[58],"effectiveness":[60],"of":[61,69,78,126,140,162,167,172],"is":[64,87,96,104,111],"affected":[65],"by":[66],"sophistication":[68],"alias":[70,89],"analysis":[71,90],"technique":[72],"as":[73,75],"well":[74],"aggressiveness":[77],"instruction":[80,106],"scheduler.":[81],"In":[82,115],"general,":[83],"more":[85,102,109],"sophisticated":[86],"technique,":[91],"less":[93],"performance":[94,124,138],"gain":[95],"speculation,":[99],"and":[100,149,176,184],"aggressive":[103],"scheduler,":[107],"opportunity":[110],"speculation.":[114,187],"this":[116],"paper":[117],"we":[118,135],"evaluate":[119],"in":[120],"various":[121],"scenarios":[122],"potentials":[125],"SPEC2000C":[130],"benchmarks.":[131],"For":[132],"each":[133],"scenario,":[134],"determine":[136],"contributions":[139],"due":[143],"both":[145],"reduction":[148],"latency":[152],"reduction.":[153],"We":[154],"show":[156],"interesting":[157],"statistics":[158],"about":[159],"effects":[161],"scheduling":[163],"constraints,":[164],"percentage":[166],"dependencies,":[169],"impacts":[171],"latencies,":[175],"distances":[178],"between":[179],"locations":[182],"before":[183],"after":[185]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}