{"id":"https://openalex.org/W2099093516","doi":"https://doi.org/10.1109/ispan.2002.1004306","title":"Implementation of recurrent neural network algorithm for shortest path calculation in network routing","display_name":"Implementation of recurrent neural network algorithm for shortest path calculation in network routing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2099093516","doi":"https://doi.org/10.1109/ispan.2002.1004306","mag":"2099093516"},"language":"en","primary_location":{"id":"doi:10.1109/ispan.2002.1004306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003412180","display_name":"Nasir Shaikh-Husin","orcid":"https://orcid.org/0000-0001-8115-1270"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"N. Shaikh-Husin","raw_affiliation_strings":["Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109271897","display_name":"Mohamed Khalil Hani","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"M.K. Hani","raw_affiliation_strings":["Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5098067990","display_name":"Teoh Giap Seng","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Teoh Giap Seng","raw_affiliation_strings":["Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia, Johor, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"[Dept. of Microelectron. & Comput. Eng., Universiti Teknologi Malaysia, Johor, Malaysia]","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9377,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.81536866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"355","last_page":"359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dijkstras-algorithm","display_name":"Dijkstra's algorithm","score":0.8079938292503357},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8055437803268433},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7180048227310181},{"id":"https://openalex.org/keywords/shortest-path-problem","display_name":"Shortest path problem","score":0.705623209476471},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5697436928749084},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49088436365127563},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.46251431107521057},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4595545530319214},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4183807969093323},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.39880239963531494},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.324521541595459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25531667470932007},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2538411617279053},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18402916193008423},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12691441178321838}],"concepts":[{"id":"https://openalex.org/C173870130","wikidata":"https://www.wikidata.org/wiki/Q8548","display_name":"Dijkstra's algorithm","level":4,"score":0.8079938292503357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8055437803268433},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7180048227310181},{"id":"https://openalex.org/C22590252","wikidata":"https://www.wikidata.org/wiki/Q1058754","display_name":"Shortest path problem","level":3,"score":0.705623209476471},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5697436928749084},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49088436365127563},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.46251431107521057},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4595545530319214},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4183807969093323},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.39880239963531494},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.324521541595459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25531667470932007},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2538411617279053},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18402916193008423},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12691441178321838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispan.2002.1004306","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004306","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.68.3332","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.68.3332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.geocities.com/utmseng/publication/shortest_path.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1490507553","https://openalex.org/W1510033250","https://openalex.org/W1580714903","https://openalex.org/W2164163068","https://openalex.org/W2169528473","https://openalex.org/W2750964270"],"related_works":["https://openalex.org/W3209137076","https://openalex.org/W4223969905","https://openalex.org/W2374560440","https://openalex.org/W1490490684","https://openalex.org/W4221129498","https://openalex.org/W2887026015","https://openalex.org/W2361442013","https://openalex.org/W2373384475","https://openalex.org/W4310124294","https://openalex.org/W143403600"],"abstract_inverted_index":{"This":[0,17],"paper":[1],"describes":[2],"the":[3,22,52,57],"architecture":[4],"and":[5,15,40,68,82,92],"implementation":[6,91],"of":[7,24,51],"a":[8,25,61,65,78],"shortest-path":[9],"processor,":[10],"both":[11],"in":[12,60],"reconfigurable":[13,93],"hardware":[14],"VLSI.":[16],"processor":[18,53],"is":[19,33,54,87],"based":[20],"on":[21],"principles":[23],"recurrent":[26],"spatiotemporal":[27],"neural":[28],"network.":[29],"The":[30,49,73],"processor's":[31],"operation":[32],"similar":[34],"to":[35,55],"E.W.":[36],"Dijkstra's":[37],"(1959)":[38],"algorithm":[39],"it":[41],"can":[42],"be":[43],"used":[44],"for":[45,89],"network":[46],"routing":[47],"calculations.":[48],"objective":[50],"find":[56],"least-cost":[58],"path":[59],"weighted":[62],"graph":[63],"between":[64],"given":[66],"node":[67],"one":[69],"or":[70],"more":[71],"destinations.":[72],"digital":[74],"implementation,":[75],"which":[76],"exhibits":[77],"regular":[79],"interconnect":[80],"structure":[81],"uses":[83],"simple":[84],"processing":[85],"elements,":[86],"well-suited":[88],"VLSI":[90],"hardware.":[94]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}