{"id":"https://openalex.org/W2097013045","doi":"https://doi.org/10.1109/ispan.2002.1004282","title":"Compiler processor tradeoffs for DISVLIW architecture","display_name":"Compiler processor tradeoffs for DISVLIW architecture","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2097013045","doi":"https://doi.org/10.1109/ispan.2002.1004282","mag":"2097013045"},"language":"en","primary_location":{"id":"doi:10.1109/ispan.2002.1004282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054699217","display_name":"Sung-Hyun Jee","orcid":null},"institutions":[{"id":"https://openalex.org/I323946660","display_name":"Baekseok Culture University","ror":"https://ror.org/00jpxtg25","country_code":"KR","type":"education","lineage":["https://openalex.org/I323946660"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunghyun Jee","raw_affiliation_strings":["Department of Computer Information, Cheonan College of Foreign Studies, Chungnam, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Information, Cheonan College of Foreign Studies, Chungnam, South Korea","institution_ids":["https://openalex.org/I323946660"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025286899","display_name":"Kannappan Palaniappan","orcid":"https://orcid.org/0000-0003-2663-1380"},"institutions":[{"id":"https://openalex.org/I76835614","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06","country_code":"US","type":"education","lineage":["https://openalex.org/I76835614"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Palaniappan","raw_affiliation_strings":["Department of Computer Science, University of Missouri, Columbia, Columbia, MO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Missouri, Columbia, Columbia, MO, USA","institution_ids":["https://openalex.org/I76835614"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14483533,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9056776165962219},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8702540397644043},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.7059568762779236},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6645634770393372},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5925707817077637},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5864497423171997},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5710706114768982},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5191306471824646},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5118383765220642},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4676600992679596},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4579201936721802},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.3882600963115692},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34575366973876953},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3402520418167114},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22567814588546753},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.13111171126365662},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.12768638134002686},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.10344928503036499},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.09834232926368713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9056776165962219},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8702540397644043},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.7059568762779236},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6645634770393372},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5925707817077637},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5864497423171997},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5710706114768982},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5191306471824646},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5118383765220642},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4676600992679596},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4579201936721802},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.3882600963115692},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34575366973876953},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3402520418167114},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22567814588546753},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.13111171126365662},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.12768638134002686},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.10344928503036499},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.09834232926368713},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispan.2002.1004282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W53095191","https://openalex.org/W101574749","https://openalex.org/W173680650","https://openalex.org/W929164375","https://openalex.org/W1555915743","https://openalex.org/W2016285626","https://openalex.org/W2071053528","https://openalex.org/W2074392836","https://openalex.org/W2101836988","https://openalex.org/W2102333133","https://openalex.org/W2106539850","https://openalex.org/W2113125938","https://openalex.org/W2129962996","https://openalex.org/W2133679063","https://openalex.org/W2134240741","https://openalex.org/W2137046430","https://openalex.org/W2137081678","https://openalex.org/W2139340904","https://openalex.org/W2154348160","https://openalex.org/W2158867373","https://openalex.org/W2159651756","https://openalex.org/W2169040626","https://openalex.org/W2913446311","https://openalex.org/W2938891388","https://openalex.org/W4213228224","https://openalex.org/W4230631792","https://openalex.org/W4235506113","https://openalex.org/W4285719527","https://openalex.org/W6602147272","https://openalex.org/W6604120437","https://openalex.org/W6606915481","https://openalex.org/W6682931162","https://openalex.org/W6683707268"],"related_works":["https://openalex.org/W2134136106","https://openalex.org/W2562747857","https://openalex.org/W1599272622","https://openalex.org/W4213212800","https://openalex.org/W2353958330","https://openalex.org/W4242411138","https://openalex.org/W2734211308","https://openalex.org/W25845550","https://openalex.org/W2559727716","https://openalex.org/W2154920218"],"abstract_inverted_index":{"The":[0,21,60],"dynamically":[1,63,80],"instruction-scheduled":[2],"VLIW":[3,38,129],"(DISVLIW)":[4],"processor":[5,62,123,130],"architecture":[6,117],"is":[7,25],"designed":[8],"for":[9,82,111,131],"balancing":[10],"scheduling":[11,89,98,102],"effort":[12,99],"more":[13],"evenly":[14],"between":[15,55],"the":[16,19,36,115,121,128],"compiler":[17],"and":[18,57,73,85,100,118,138],"processor.":[20],"DISVLIW":[22,61,116,122],"instruction":[23,47,66],"format":[24,48],"augmented":[26],"to":[27,32,45,52,106],"allow":[28],"dependency":[29],"bit":[30,41],"vectors":[31,42],"be":[33,104],"placed":[34],"in":[35,67],"same":[37],"word.":[39],"Dependency":[40],"are":[43],"added":[44],"each":[46,65,90],"within":[49],"long":[50,68],"instructions":[51,69],"enable":[53],"synchronization":[54],"prior":[56],"subsequent":[58],"instructions.":[59],"schedules":[64],"using":[70],"functional":[71],"unit":[72],"dynamic":[74,78,101],"scheduler":[75,79],"pairs.":[76],"Each":[77],"checks":[81],"data":[83],"dependencies":[84],"resource":[86],"collisions":[87],"while":[88],"instruction.":[91],"Features":[92],"such":[93],"as":[94],"explicit":[95],"parallelism,":[96],"balanced":[97],"can":[103],"used":[105],"provide":[107],"a":[108,132],"sound":[109],"infrastructure":[110],"supercomputing.":[112],"We":[113],"simulate":[114],"show":[119],"that":[120],"performs":[124],"significantly":[125],"better":[126],"than":[127],"wide":[133],"range":[134],"of":[135],"cache":[136],"sizes":[137],"across":[139],"numerical":[140],"benchmark":[141],"applications.":[142]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}