{"id":"https://openalex.org/W2102100360","doi":"https://doi.org/10.1109/ispan.2002.1004267","title":"A new approach to constructing optimal prefix circuits with small depth","display_name":"A new approach to constructing optimal prefix circuits with small depth","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2102100360","doi":"https://doi.org/10.1109/ispan.2002.1004267","mag":"2102100360"},"language":"en","primary_location":{"id":"doi:10.1109/ispan.2002.1004267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057536999","display_name":"Yen\u2010Chun Lin","orcid":"https://orcid.org/0000-0002-7492-9985"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Chun Lin","raw_affiliation_strings":["Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020309131","display_name":"Jun-Wei Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Wei Hsiao","raw_affiliation_strings":["Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0628,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7859436,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.8805670142173767},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7070670127868652},{"id":"https://openalex.org/keywords/fan-out","display_name":"Fan-out","score":0.6936902403831482},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6435966491699219},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.637121856212616},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6287994980812073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.568260908126831},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.41266492009162903},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39089810848236084},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33243441581726074},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2988475561141968},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2429291009902954},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12534436583518982},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.121544748544693},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11906987428665161},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08493059873580933},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.07297241687774658}],"concepts":[{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.8805670142173767},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7070670127868652},{"id":"https://openalex.org/C68812741","wikidata":"https://www.wikidata.org/wiki/Q636609","display_name":"Fan-out","level":3,"score":0.6936902403831482},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6435966491699219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.637121856212616},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6287994980812073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.568260908126831},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.41266492009162903},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39089810848236084},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33243441581726074},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2988475561141968},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2429291009902954},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12534436583518982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.121544748544693},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11906987428665161},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08493059873580933},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.07297241687774658},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispan.2002.1004267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispan.2002.1004267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1491452386","https://openalex.org/W1508185798","https://openalex.org/W1531886005","https://openalex.org/W1782345489","https://openalex.org/W1979306010","https://openalex.org/W1996868125","https://openalex.org/W2017711068","https://openalex.org/W2028539866","https://openalex.org/W2061549813","https://openalex.org/W2082419751","https://openalex.org/W2087977509","https://openalex.org/W2143462372","https://openalex.org/W2168543008","https://openalex.org/W2404950742"],"related_works":["https://openalex.org/W3196321793","https://openalex.org/W3080705045","https://openalex.org/W2385527937","https://openalex.org/W2005880840","https://openalex.org/W4385305499","https://openalex.org/W1524234084","https://openalex.org/W1553034866","https://openalex.org/W2100207144","https://openalex.org/W2056949298","https://openalex.org/W1978530933"],"abstract_inverted_index":{"Prefix":[0],"computation":[1],"has":[2,153],"many":[3,148],"applications,":[4],"and":[5,30,48,75,81,104,144],"should":[6,112],"be":[7,120],"implemented":[8],"as":[9],"a":[10,35,99,110,114,129,134],"primitive":[11],"operation.":[12],"Many":[13],"combinational":[14],"circuits":[15],"for":[16,117],"performing":[17],"the":[18,41,49,55,154],"prefix":[19,25,36,138,160],"operation":[20,44,59],"in":[21,46,61,78,106],"parallel,":[22],"called":[23],"parallel":[24,137],"circuits,":[26],"have":[27,113],"been":[28],"designed":[29],"studied.":[31],"The":[32],"size":[33,70],"of":[34,43,51,58,121,150],"circuit":[37,92,97,111],"D,":[38,47,52],"s(D),":[39],"is":[40,54,86,94,102],"number":[42],"nodes":[45,60],"depth":[50,64,156],"d(D),":[53],"maximum":[56],"level":[57],"D.":[62],"Smaller":[63],"implies":[65,71],"faster":[66,103],"computation,":[67],"while":[68],"smaller":[69,76,100,105],"less":[72,83],"power":[73],"consumption":[74],"area":[77],"VLSI":[79,107],"implementation":[80],"thus":[82],"cost.":[84],"D":[85],"depth-size":[87,135],"optimal":[88,136],"if":[89],"d(D)+s(D)=2n-2.":[90],"Another":[91],"parameter":[93],"fan-out.":[95],"A":[96],"having":[98],"fan-out":[101,116,142],"implementation.":[108],"Thus,":[109],"small":[115,145],"it":[118],"to":[119,132],"practical":[122],"use.":[123],"In":[124,147],"this":[125],"paper,":[126],"we":[127],"take":[128],"new":[130],"approach":[131],"designing":[133],"circuit,":[139],"WE4,":[140],"with":[141],"4":[143],"depth.":[146],"cases":[149],"n,":[151],"WE4":[152],"smallest":[155],"among":[157],"all":[158],"known":[159],"circuits.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}