{"id":"https://openalex.org/W4206439808","doi":"https://doi.org/10.1109/ispacs51563.2021.9651130","title":"Implement 32-bit RISC-V Architecture Processor using Verilog HDL","display_name":"Implement 32-bit RISC-V Architecture Processor using Verilog HDL","publication_year":2021,"publication_date":"2021-11-16","ids":{"openalex":"https://openalex.org/W4206439808","doi":"https://doi.org/10.1109/ispacs51563.2021.9651130"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs51563.2021.9651130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651130","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018775320","display_name":"Jin-Yang Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I12213908","display_name":"Ming Chi University of Technology","ror":"https://ror.org/04xgh4d03","country_code":"TW","type":"education","lineage":["https://openalex.org/I12213908"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Yang Lai","raw_affiliation_strings":["MING CHI University of Technology, New Taipei Cily, ROC"],"affiliations":[{"raw_affiliation_string":"MING CHI University of Technology, New Taipei Cily, ROC","institution_ids":["https://openalex.org/I12213908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087990042","display_name":"Chiung-An Chen","orcid":"https://orcid.org/0000-0002-7605-5214"},"institutions":[{"id":"https://openalex.org/I12213908","display_name":"Ming Chi University of Technology","ror":"https://ror.org/04xgh4d03","country_code":"TW","type":"education","lineage":["https://openalex.org/I12213908"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chiung-An Chen","raw_affiliation_strings":["MING CHI University of Technology, New Taipei Cily, ROC"],"affiliations":[{"raw_affiliation_string":"MING CHI University of Technology, New Taipei Cily, ROC","institution_ids":["https://openalex.org/I12213908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025762419","display_name":"Shih\u2010Lun Chen","orcid":"https://orcid.org/0000-0002-4079-9350"},"institutions":[{"id":"https://openalex.org/I12213908","display_name":"Ming Chi University of Technology","ror":"https://ror.org/04xgh4d03","country_code":"TW","type":"education","lineage":["https://openalex.org/I12213908"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Lun Chen","raw_affiliation_strings":["MING CHI University of Technology, New Taipei Cily, ROC"],"affiliations":[{"raw_affiliation_string":"MING CHI University of Technology, New Taipei Cily, ROC","institution_ids":["https://openalex.org/I12213908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110844657","display_name":"Chun-Yu Su","orcid":null},"institutions":[{"id":"https://openalex.org/I12213908","display_name":"Ming Chi University of Technology","ror":"https://ror.org/04xgh4d03","country_code":"TW","type":"education","lineage":["https://openalex.org/I12213908"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yu Su","raw_affiliation_strings":["MING CHI University of Technology, New Taipei Cily, ROC"],"affiliations":[{"raw_affiliation_string":"MING CHI University of Technology, New Taipei Cily, ROC","institution_ids":["https://openalex.org/I12213908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5018775320"],"corresponding_institution_ids":["https://openalex.org/I12213908"],"apc_list":null,"apc_paid":null,"fwci":2.4872,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.90330189,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.9164092540740967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8335042595863342},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7741066217422485},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7035729289054871},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.698975145816803},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6477799415588379},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5866250395774841},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5204184651374817},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4876352846622467},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46624866127967834},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4377526044845581},{"id":"https://openalex.org/keywords/usability","display_name":"Usability","score":0.4338299036026001},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4319410026073456},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4250371754169464},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.32225286960601807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25036948919296265},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.23282861709594727},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21630948781967163},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.16564372181892395},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13544955849647522}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.9164092540740967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8335042595863342},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7741066217422485},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7035729289054871},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.698975145816803},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6477799415588379},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5866250395774841},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5204184651374817},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4876352846622467},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46624866127967834},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4377526044845581},{"id":"https://openalex.org/C170130773","wikidata":"https://www.wikidata.org/wiki/Q216378","display_name":"Usability","level":2,"score":0.4338299036026001},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4319410026073456},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4250371754169464},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.32225286960601807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25036948919296265},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.23282861709594727},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21630948781967163},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.16564372181892395},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13544955849647522},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs51563.2021.9651130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651130","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2401518931","https://openalex.org/W2790231606","https://openalex.org/W3016936641"],"related_works":["https://openalex.org/W2041660874","https://openalex.org/W2036206036","https://openalex.org/W4388344772","https://openalex.org/W4367172762","https://openalex.org/W4387540511","https://openalex.org/W182515070","https://openalex.org/W2993622674","https://openalex.org/W2104586137","https://openalex.org/W4385625469","https://openalex.org/W4206439808"],"abstract_inverted_index":{"RISC-V":[0,37,53],"is":[1],"a":[2,30,52],"very":[3],"novel":[4],"ISA(instruction-set":[5],"architecture)":[6],"recently":[7],"launched":[8],"features":[9],"such":[10],"as":[11],"low":[12,15],"power":[13],"consumption,":[14],"cost,":[16],"and":[17,33,61,75],"scalability.":[18],"In":[19],"the":[20,34,57,70,77],"future,":[21],"IoT(Internet":[22],"of":[23,36,79],"Things)":[24],"devices":[25,42],"will":[26],"be":[27],"developed":[28],"in":[29,45],"large":[31],"amount,":[32],"characteristics":[35],"are":[38],"exactly":[39],"what":[40],"IoT":[41],"need.":[43],"Therefore,":[44],"this":[46,80],"paper,":[47],"using":[48],"verilog":[49],"to":[50,64,69],"design":[51],"processor":[54],"that":[55],"supports":[56],"RV32I":[58],"instruction":[59,71],"set,":[60],"use":[62],"Modelsim":[63],"verify":[65],"whether":[66],"it":[67],"conforms":[68],"set":[72],"architecture":[73],"definition,":[74],"confirm":[76],"usability":[78],"processor.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-02-01T03:34:12.195049","created_date":"2025-10-10T00:00:00"}