{"id":"https://openalex.org/W4200302523","doi":"https://doi.org/10.1109/ispacs51563.2021.9651069","title":"A Scan-Based Lower-Power Testing Architecture for Modern Circuits","display_name":"A Scan-Based Lower-Power Testing Architecture for Modern Circuits","publication_year":2021,"publication_date":"2021-11-16","ids":{"openalex":"https://openalex.org/W4200302523","doi":"https://doi.org/10.1109/ispacs51563.2021.9651069"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs51563.2021.9651069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651069","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053876090","display_name":"Jiann-Chyi Rau","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jiann-Chyi Rau","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tamkang University, New Taipei City, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tamkang University, New Taipei City, R.O.C","institution_ids":["https://openalex.org/I107470533"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115695059","display_name":"Jiaxiang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I107470533","display_name":"Tamkang University","ror":"https://ror.org/04tft4718","country_code":"TW","type":"education","lineage":["https://openalex.org/I107470533"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Xiang Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Tamkang University, New Taipei City, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Tamkang University, New Taipei City, R.O.C","institution_ids":["https://openalex.org/I107470533"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053876090"],"corresponding_institution_ids":["https://openalex.org/I107470533"],"apc_list":null,"apc_paid":null,"fwci":0.3138,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43925234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7426894903182983},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5985232591629028},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.590701699256897},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5777108073234558},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.553743302822113},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.542608380317688},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4927356541156769},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4911610782146454},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4858562648296356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4371466636657715},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.435573011636734},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4353674054145813},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43136897683143616},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4299512505531311},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4208080768585205},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38216012716293335},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3561837673187256},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3196597695350647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2965569794178009},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17101210355758667},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.10144051909446716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09567517042160034}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7426894903182983},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5985232591629028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.590701699256897},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5777108073234558},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.553743302822113},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.542608380317688},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4927356541156769},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4911610782146454},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4858562648296356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4371466636657715},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.435573011636734},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4353674054145813},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43136897683143616},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4299512505531311},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4208080768585205},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38216012716293335},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3561837673187256},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3196597695350647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2965569794178009},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17101210355758667},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.10144051909446716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09567517042160034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ispacs51563.2021.9651069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs51563.2021.9651069","pdf_url":null,"source":{"id":"https://openalex.org/S4363605678","display_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tkuir.lib.tku.edu.tw:987654321/122441","is_oa":false,"landing_page_url":"https://tkuir.lib.tku.edu.tw/dspace/handle/987654321/122441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W156271197","https://openalex.org/W2137427575","https://openalex.org/W2138284668","https://openalex.org/W2160621850","https://openalex.org/W2523211787","https://openalex.org/W2524537451","https://openalex.org/W2570267427","https://openalex.org/W2570554800","https://openalex.org/W2570882127","https://openalex.org/W2611373972","https://openalex.org/W2766924081","https://openalex.org/W2806771822","https://openalex.org/W4302458519","https://openalex.org/W6680410900"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W1974621628","https://openalex.org/W2143881398","https://openalex.org/W3088373974","https://openalex.org/W2157212570","https://openalex.org/W2154529098"],"abstract_inverted_index":{"Advances":[0],"in":[1,61,75,158],"Very-large-scale":[2],"integration":[3],"(VLSI)":[4],"technology":[5,23],"enable":[6],"billions":[7],"of":[8,21,36,41,72,80,110,123,135,144],"logic":[9],"gates":[10],"to":[11,119,153],"be":[12],"integrated":[13],"into":[14],"a":[15,48,69,102],"single":[16],"chip.":[17],"The":[18,33,138],"rapid":[19],"development":[20],"VLSI":[22],"has":[24],"created":[25],"new":[26],"difficulties":[27],"for":[28],"design":[29],"and":[30,54,95,126],"test":[31,38,59,62,66,136,160],"engineers.":[32],"power":[34,113],"consumption":[35],"the":[37,42,65,78,81,85,90,96,106,111,121,128,133,141,145,149,154,159],"is":[39,83,88,93,98,101,114,118],"one":[40],"important":[43],"issues.":[44],"This":[45],"article":[46],"describes":[47],"scanning":[49],"architecture":[50],"that":[51],"enables":[52],"high-quality":[53],"low-power":[55],"testing":[56],"by":[57,132],"modifying":[58],"samples":[60],"applications.":[63],"When":[64],"sample":[67],"switches":[68],"large":[70],"number":[71,122],"scan":[73,146,150,156],"flip-flops":[74],"each":[76],"shift,":[77],"stability":[79],"circuit":[82],"lowered,":[84],"fault":[86],"verification":[87],"difficult,":[89],"product":[91],"yield":[92],"reduced,":[94],"life":[97],"shortened,":[99],"which":[100],"serious":[103],"problem.":[104],"In":[105],"paper":[107],"structure,":[108],"part":[109],"displacement":[112],"solved.":[115],"One":[116],"method":[117,139],"reduce":[120,127],"toggle":[124],"triggers":[125],"switching":[129,142],"activity":[130,143],"caused":[131],"move":[134],"samples.":[137],"calculates":[140],"trigger":[147],"during":[148],"operation.":[151],"Move":[152],"appropriate":[155],"path":[157],"sample.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}