{"id":"https://openalex.org/W3006368432","doi":"https://doi.org/10.1109/ispacs48206.2019.8986365","title":"Design and Implementation of Ultra-Low-Latency Video Encoder Using High-Level Synthesis","display_name":"Design and Implementation of Ultra-Low-Latency Video Encoder Using High-Level Synthesis","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3006368432","doi":"https://doi.org/10.1109/ispacs48206.2019.8986365","mag":"3006368432"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs48206.2019.8986365","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs48206.2019.8986365","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063727258","display_name":"Kosuke Fukava","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kosuke Fukava","raw_affiliation_strings":["Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","institution_ids":["https://openalex.org/I104946051"]},{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064894186","display_name":"Kaito Mori","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kaito Mori","raw_affiliation_strings":["Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","institution_ids":["https://openalex.org/I104946051"]},{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075381356","display_name":"Kousuke Imamura","orcid":"https://orcid.org/0000-0001-9265-7074"},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kousuke Imamura","raw_affiliation_strings":["Institute of Science and Engineering, Kanazawa University,Kanazawa,Japan","Institute of Science and Engineering, Kanazawa University, Kanazawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Science and Engineering, Kanazawa University,Kanazawa,Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Institute of Science and Engineering, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101675855","display_name":"Yoshio Matsuda","orcid":"https://orcid.org/0000-0003-0114-0219"},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshio Matsuda","raw_affiliation_strings":["Institute of Science and Engineering, Kanazawa University,Kanazawa,Japan","Institute of Science and Engineering, Kanazawa University, Kanazawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Science and Engineering, Kanazawa University,Kanazawa,Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Institute of Science and Engineering, Kanazawa University, Kanazawa, Japan","institution_ids":["https://openalex.org/I10091056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106760512","display_name":"Tetsuya Matsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Matsumura","raw_affiliation_strings":["college of Engineering, Nihon University,Koriyama,Japan","college of Engineering, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"college of Engineering, Nihon University,Koriyama,Japan","institution_ids":["https://openalex.org/I104946051"]},{"raw_affiliation_string":"college of Engineering, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102254079","display_name":"Seiji Mochizuki","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seiji Mochizuki","raw_affiliation_strings":["Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University,Koriyama,Japan","institution_ids":["https://openalex.org/I104946051"]},{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18357782,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878443002700806},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7729707956314087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7724733352661133},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6995084285736084},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.5987391471862793},{"id":"https://openalex.org/keywords/high-definition-video","display_name":"High-definition video","score":0.5033647418022156},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4873688817024231},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4811759889125824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4756029546260834},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4722190201282501},{"id":"https://openalex.org/keywords/s-video","display_name":"S-Video","score":0.43708282709121704},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.40936189889907837},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3532356023788452},{"id":"https://openalex.org/keywords/video-tracking","display_name":"Video tracking","score":0.29558026790618896},{"id":"https://openalex.org/keywords/multiview-video-coding","display_name":"Multiview Video Coding","score":0.2402086853981018},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12384992837905884},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07833218574523926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878443002700806},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7729707956314087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7724733352661133},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6995084285736084},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.5987391471862793},{"id":"https://openalex.org/C2780236118","wikidata":"https://www.wikidata.org/wiki/Q2916762","display_name":"High-definition video","level":2,"score":0.5033647418022156},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4873688817024231},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4811759889125824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4756029546260834},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4722190201282501},{"id":"https://openalex.org/C164781476","wikidata":"https://www.wikidata.org/wiki/Q727477","display_name":"S-Video","level":5,"score":0.43708282709121704},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.40936189889907837},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3532356023788452},{"id":"https://openalex.org/C202474056","wikidata":"https://www.wikidata.org/wiki/Q1931635","display_name":"Video tracking","level":3,"score":0.29558026790618896},{"id":"https://openalex.org/C23431618","wikidata":"https://www.wikidata.org/wiki/Q1404672","display_name":"Multiview Video Coding","level":4,"score":0.2402086853981018},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12384992837905884},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07833218574523926},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs48206.2019.8986365","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs48206.2019.8986365","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1486214364","https://openalex.org/W2909812842"],"related_works":["https://openalex.org/W1992078602","https://openalex.org/W2136310606","https://openalex.org/W3022000316","https://openalex.org/W1000953433","https://openalex.org/W2384551958","https://openalex.org/W2077459642","https://openalex.org/W2386993521","https://openalex.org/W2066328836","https://openalex.org/W1996426310","https://openalex.org/W2163656804"],"abstract_inverted_index":{"For":[0],"real-time":[1],"applications":[2],"such":[3],"as":[4],"autonomous":[5],"driving":[6],"and":[7,34,76,91],"virtual":[8],"reality":[9],"(VR),":[10],"we":[11,29],"previously":[12],"proposed":[13],"an":[14],"ultra-low-latency":[15,38,104],"video":[16,39,83,105],"coding":[17],"method,":[18],"which":[19],"adopts":[20],"line-based":[21],"processing":[22],"for":[23,52,63,109],"Full-HD":[24],"video.":[25],"In":[26,41],"this":[27],"paper,":[28],"newly":[30],"propose":[31],"a":[32,57,100],"design":[33,61],"implementation":[35,67],"of":[36,69],"the":[37,45,66],"encoder.":[40],"order":[42],"to":[43,93],"reduce":[44],"hardware":[46],"amount,":[47],"image-prediction":[48],"specification":[49],"is":[50,79,107],"optimized":[51],"our":[53],"previous":[54],"work.":[55],"Applying":[56],"high-level":[58],"synthesis":[59],"(HLS)":[60],"methodology":[62],"Xilinx":[64],"FPGA,":[65],"results":[68],"logic":[70],"count":[71],"with":[72],"10,677":[73],"LUTs,":[74],"3,714FFs":[75],"66":[77],"DSPs":[78],"obtained.":[80],"The":[81],"implemented":[82,108],"encoder":[84,106],"achieves":[85],"less":[86],"than":[87],"1.0":[88],"\u03bcs":[89],"low-latency":[90],"compression":[92],"39.4%":[94],"without":[95],"significant":[96],"visual":[97],"degradation.":[98],"As":[99],"result,":[101],"cost":[102,111],"effective":[103],"low":[110],"FPGA.":[112]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}