{"id":"https://openalex.org/W2993283320","doi":"https://doi.org/10.1109/ispacs.2018.8923544","title":"Inference of Suitable for Required Specification Analog Circuit Topology using Deep Learning","display_name":"Inference of Suitable for Required Specification Analog Circuit Topology using Deep Learning","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2993283320","doi":"https://doi.org/10.1109/ispacs.2018.8923544","mag":"2993283320"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2018.8923544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2018.8923544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091498951","display_name":"Teruki Matsuba","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Teruki Matsuba","raw_affiliation_strings":["Science and Technology, Gunma-University, Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"Science and Technology, Gunma-University, Gunma, Japan","institution_ids":["https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054795734","display_name":"Nobukazu Takai","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobukazu Takai","raw_affiliation_strings":["Science and Technology, Gunma-University, Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"Science and Technology, Gunma-University, Gunma, Japan","institution_ids":["https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061952553","display_name":"Masafumi Fukuda","orcid":"https://orcid.org/0000-0001-6649-0610"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masafumi Fukuda","raw_affiliation_strings":["Science and Technology, Gunma-University, Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"Science and Technology, Gunma-University, Gunma, Japan","institution_ids":["https://openalex.org/I165735259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067224808","display_name":"Yusuke Kubo","orcid":"https://orcid.org/0000-0002-6796-4950"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Kubo","raw_affiliation_strings":["Science and Technology, Gunma-University, Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"Science and Technology, Gunma-University, Gunma, Japan","institution_ids":["https://openalex.org/I165735259"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091498951"],"corresponding_institution_ids":["https://openalex.org/I165735259"],"apc_list":null,"apc_paid":null,"fwci":0.5136,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66356667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8282678127288818},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.67781001329422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6577789187431335},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.6180384159088135},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4726480543613434},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.377375066280365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20671868324279785},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14265266060829163},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09741663932800293}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8282678127288818},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.67781001329422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6577789187431335},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.6180384159088135},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4726480543613434},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.377375066280365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20671868324279785},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14265266060829163},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09741663932800293}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2018.8923544","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2018.8923544","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2106476087","https://openalex.org/W2120889849","https://openalex.org/W2240391592"],"related_works":["https://openalex.org/W2731899572","https://openalex.org/W3215138031","https://openalex.org/W3009238340","https://openalex.org/W4321369474","https://openalex.org/W4360585206","https://openalex.org/W4285208911","https://openalex.org/W3082895349","https://openalex.org/W4213079790","https://openalex.org/W2248239756","https://openalex.org/W4323565446"],"abstract_inverted_index":{"Determination":[0],"method":[1],"of":[2,31],"an":[3],"appropriate":[4],"topology":[5,14],"for":[6],"the":[7,11],"required":[8],"specification":[9],"from":[10],"registered":[12,26],"circuit":[13],"using":[15],"deep":[16],"learning":[17],"is":[18],"proposed.":[19],"We":[20],"have":[21],"succeeded":[22],"to":[23],"separate":[24],"four":[25],"topologies":[27],"with":[28],"a":[29],"probability":[30],"100%.":[32]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}