{"id":"https://openalex.org/W2993339902","doi":"https://doi.org/10.1109/ispacs.2018.8923168","title":"Current Pass Optimized-Symmetric Pass Gate Adiabatic Logic in Countermeasures against Power Analysis Attacks","display_name":"Current Pass Optimized-Symmetric Pass Gate Adiabatic Logic in Countermeasures against Power Analysis Attacks","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2993339902","doi":"https://doi.org/10.1109/ispacs.2018.8923168","mag":"2993339902"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2018.8923168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2018.8923168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066097577","display_name":"Hiroki Koyasu","orcid":null},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroki Koyasu","raw_affiliation_strings":["Graduate School of Natural Sci. and Tech., Gifu University, 1-1 Yanagido, Gifu-shi, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Natural Sci. and Tech., Gifu University, 1-1 Yanagido, Gifu-shi, Japan","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhuiro Takahashi","raw_affiliation_strings":["Dept. of Electr., Electro. and Comput. Eng., Faculty of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr., Electro. and Comput. Eng., Faculty of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, Japan","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066097577"],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.25487644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7097489237785339},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.6318652033805847},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.6132053136825562},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5865603089332581},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.553292453289032},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5305790305137634},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5188133120536804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5117478370666504},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48130905628204346},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46871820092201233},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.44898372888565063},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4397861361503601},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43486812710762024},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.40896281599998474},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31869861483573914},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23803868889808655},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23800721764564514},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.23380273580551147},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23144659399986267},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15992310643196106},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.0890546441078186}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7097489237785339},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.6318652033805847},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.6132053136825562},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5865603089332581},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.553292453289032},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5305790305137634},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5188133120536804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5117478370666504},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48130905628204346},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46871820092201233},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.44898372888565063},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4397861361503601},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43486812710762024},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.40896281599998474},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31869861483573914},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23803868889808655},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23800721764564514},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.23380273580551147},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23144659399986267},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15992310643196106},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.0890546441078186},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2018.8923168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2018.8923168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1515827409","https://openalex.org/W1549320745","https://openalex.org/W1602420333","https://openalex.org/W1971186133","https://openalex.org/W2133435014","https://openalex.org/W2221066805","https://openalex.org/W2518864955","https://openalex.org/W6630967683"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2965791759","https://openalex.org/W2580743037","https://openalex.org/W2554253794","https://openalex.org/W1997869119","https://openalex.org/W2894573466","https://openalex.org/W2988242922","https://openalex.org/W3080459857","https://openalex.org/W2184476805","https://openalex.org/W2542337934"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,27],"new":[6],"adiabatic":[7],"logic":[8],"for":[9],"cryptographic":[10],"circuits,":[11],"called":[12],"as":[13],"Current":[14],"Pass":[15,18],"Optimized":[16],"Symmetric":[17],"Gate":[19],"Adiabatic":[20],"Logic":[21],"(CPO-SPGAL).":[22],"The":[23,65],"proposed":[24,41,73],"circuit":[25,42,74],"realizes":[26],"flat":[28],"current":[29,34,46],"waveform":[30],"by":[31,48,57],"considering":[32],"the":[33,37,40,45,53,61,72,84],"path.":[35],"From":[36],"simulation":[38,66],"results,":[39],"can":[43],"reduce":[44,52],"fluctuation":[47,56],"about":[49,58],"37%":[50],"and":[51],"energy":[54],"consumption":[55],"62%":[59],"than":[60,83],"existing":[62,85],"SPGAL":[63],"circuit.":[64,86],"result":[67],"shows":[68],"also":[69],"that;":[70],"hence":[71],"is":[75],"more":[76],"resistant":[77],"to":[78],"differential":[79],"power":[80],"analysis":[81],"attack":[82]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-02-07T06:11:34.122080","created_date":"2025-10-10T00:00:00"}