{"id":"https://openalex.org/W2783951414","doi":"https://doi.org/10.1109/ispacs.2017.8266562","title":"Automatic design of the analog integrated circuit based on Equation-Based and Characterize results","display_name":"Automatic design of the analog integrated circuit based on Equation-Based and Characterize results","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2783951414","doi":"https://doi.org/10.1109/ispacs.2017.8266562","mag":"2783951414"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2017.8266562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2017.8266562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113597441","display_name":"Tsukasa Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsukasa Ishii","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I165735259","https://openalex.org/I258063972"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054795734","display_name":"Nobukazu Takai","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobukazu Takai","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I165735259","https://openalex.org/I258063972"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061952553","display_name":"Masafumi Fukuda","orcid":"https://orcid.org/0000-0001-6649-0610"},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masafumi Fukuda","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I165735259","https://openalex.org/I258063972"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24375269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"675","last_page":"679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6326771974563599},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5794766545295715},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5255721211433411},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5027146339416504},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.47694817185401917},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44022274017333984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22801950573921204},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22243312001228333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6326771974563599},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5794766545295715},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5255721211433411},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5027146339416504},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.47694817185401917},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44022274017333984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22801950573921204},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22243312001228333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2017.8266562","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2017.8266562","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1994218207","https://openalex.org/W1995911515","https://openalex.org/W2106476087","https://openalex.org/W2141374207","https://openalex.org/W4253023236"],"related_works":["https://openalex.org/W4389672975","https://openalex.org/W1553422968","https://openalex.org/W2078506771","https://openalex.org/W2007385019","https://openalex.org/W1955236059","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W2168458994","https://openalex.org/W1974416117"],"abstract_inverted_index":{"The":[0],"design":[1,34,47,61,97],"in":[2,35,98],"short":[3,37,99],"time":[4,38,100],"of":[5,15,30,87],"analog":[6],"integrated":[7],"circuit":[8,33,96],"is":[9,22,32,52,101],"becoming":[10],"difficult":[11],"along":[12],"with":[13],"multi-functionalization":[14],"electronic":[16],"appliances.":[17],"Thus,":[18],"the":[19,28,49,69,83],"development":[20],"period":[21],"getting":[23],"longer":[24],"and":[25,39,65,85],"longer.":[26],"However,":[27],"demand":[29],"society":[31],"a":[36],"at":[40],"low":[41],"cost.":[42],"For":[43],"this":[44,56],"reason,":[45],"automatic":[46,60],"by":[48,77],"computer":[50],"support":[51],"gathering":[53],"attentions.":[54],"In":[55,68,81],"paper,":[57],"we":[58],"propose":[59],"based":[62],"on":[63],"Equation-Based":[64],"Characterize":[66,79],"results.":[67,80],"proposed":[70],"method,":[71],"all":[72],"elements":[73],"value":[74],"are":[75,89],"calculated":[76],"using":[78],"addition,":[82],"experience":[84],"knowledge":[86],"designer":[88],"also":[90],"considered.":[91],"Simulation":[92],"results":[93],"indicate":[94],"that":[95],"achieved.":[102]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
