{"id":"https://openalex.org/W2783286393","doi":"https://doi.org/10.1109/ispacs.2017.8266524","title":"Study of jitter generators for high-speed I/O interface jitter tolerance testing","display_name":"Study of jitter generators for high-speed I/O interface jitter tolerance testing","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2783286393","doi":"https://doi.org/10.1109/ispacs.2017.8266524","mag":"2783286393"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2017.8266524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2017.8266524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112342449","display_name":"Yuki Ozawa","orcid":"https://orcid.org/0000-0002-5804-9128"},"institutions":[{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yuki Ozawa","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091415829","display_name":"Takuya Arafune","orcid":null},"institutions":[{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]},{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takuya Arafune","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006595545","display_name":"Nobukazu Tsukiji","orcid":null},"institutions":[{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobukazu Tsukiji","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101691738","display_name":"Haruo Kobayashi","orcid":"https://orcid.org/0000-0002-0990-5522"},"institutions":[{"id":"https://openalex.org/I258063972","display_name":"Kiryu University","ror":"https://ror.org/02snehe53","country_code":"JP","type":"education","lineage":["https://openalex.org/I258063972"]},{"id":"https://openalex.org/I165735259","display_name":"Gunma University","ror":"https://ror.org/046fm7598","country_code":"JP","type":"education","lineage":["https://openalex.org/I165735259"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haruo Kobayashi","raw_affiliation_strings":["Division of Electronics and Informatics, Gunma University, Kiryu, Japan"],"affiliations":[{"raw_affiliation_string":"Division of Electronics and Informatics, Gunma University, Kiryu, Japan","institution_ids":["https://openalex.org/I258063972","https://openalex.org/I165735259"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048355781","display_name":"Ryoji Shiota","orcid":null},"institutions":[{"id":"https://openalex.org/I2800638042","display_name":"Socionext (Japan)","ror":"https://ror.org/04ma89d43","country_code":"JP","type":"company","lineage":["https://openalex.org/I2800638042"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryoji Shiota","raw_affiliation_strings":["Socionext Inc., Yokohama, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Socionext Inc., Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I2800638042"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5112342449"],"corresponding_institution_ids":["https://openalex.org/I165735259","https://openalex.org/I258063972"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54304084,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"e85 a","issue":null,"first_page":"468","last_page":"473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8947906494140625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.632439374923706},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5325068235397339},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5295116901397705},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49443697929382324},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4760955572128296},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4670860767364502},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4109649658203125},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38434943556785583},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.3686147630214691},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31836551427841187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25329458713531494}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8947906494140625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.632439374923706},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5325068235397339},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5295116901397705},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49443697929382324},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4760955572128296},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4670860767364502},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4109649658203125},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38434943556785583},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.3686147630214691},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31836551427841187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25329458713531494},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2017.8266524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2017.8266524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5799999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W282702537","https://openalex.org/W605564925","https://openalex.org/W1623544522","https://openalex.org/W1658809881","https://openalex.org/W2020188433","https://openalex.org/W2045718689","https://openalex.org/W2084128131","https://openalex.org/W2108946554","https://openalex.org/W2153004226","https://openalex.org/W2250018356","https://openalex.org/W2251819996","https://openalex.org/W2282035948","https://openalex.org/W2397301831","https://openalex.org/W2500751407","https://openalex.org/W3150172846","https://openalex.org/W4256045815","https://openalex.org/W4301627548","https://openalex.org/W6676261197","https://openalex.org/W6711924990","https://openalex.org/W6793032376"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W629811444","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"two":[3],"low-cost":[4],"jitter":[5,11],"generators":[6],"for":[7],"high-speed":[8,53,85],"I/O":[9],"interface":[10],"tolerance":[12],"testing.":[13],"(i)":[14],"The":[15,25,63],"first":[16],"one":[17,65],"uses":[18,66],"inter-symbol":[19],"interference":[20],"positively":[21],"with":[22,33,71],"digital":[23,31,45,54,68,79,86,92],"control.":[24],"proposed":[26],"circuit":[27],"consists":[28],"of":[29,36,56,74,88],"mostly":[30],"circuits":[32,38],"small":[34],"amount":[35,73],"analog":[37,75,110],"(simple":[39],"RC":[40],"low-pass":[41],"filter),":[42],"and":[43,77,103,116],"the":[44,78,89,91,101,109],"part":[46,80],"can":[47,81,95],"be":[48,82,96],"realized":[49,83,97],"using":[50,84],"FPGA":[51],"or":[52],"unit":[55,87],"an":[57],"automated":[58],"test":[59],"equipment":[60],"(ATE).":[61],"(ii)":[62],"second":[64],"a":[67],"AS":[69,93],"modulator":[70,94],"some":[72],"circuits,":[76],"ATE;":[90],"by":[98],"software":[99],"on":[100],"ATE,":[102],"its":[104],"output":[105],"controls":[106],"switches":[107],"in":[108],"circuits.":[111],"Their":[112],"principles,":[113],"theoretical":[114],"analyses":[115],"simulation":[117],"results":[118],"are":[119],"presented.":[120]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}