{"id":"https://openalex.org/W2578095891","doi":"https://doi.org/10.1109/ispacs.2016.7824703","title":"Design of low power two bit magnitude comparator using adiabatic logic","display_name":"Design of low power two bit magnitude comparator using adiabatic logic","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2578095891","doi":"https://doi.org/10.1109/ispacs.2016.7824703","mag":"2578095891"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2016.7824703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102025045","display_name":"Dinesh Kumar","orcid":"https://orcid.org/0000-0002-1417-1025"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Dinesh Kumar","raw_affiliation_strings":["USICT, Guru Gobind Singh Indraprastha University, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"USICT, Guru Gobind Singh Indraprastha University, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100682766","display_name":"Manoj Kumar","orcid":"https://orcid.org/0000-0002-1863-4189"},"institutions":[{"id":"https://openalex.org/I105454292","display_name":"Guru Gobind Singh Indraprastha University","ror":"https://ror.org/034q1za58","country_code":"IN","type":"education","lineage":["https://openalex.org/I105454292"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoj Kumar","raw_affiliation_strings":["USICT, Guru Gobind Singh Indraprastha University, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"USICT, Guru Gobind Singh Indraprastha University, New Delhi, India","institution_ids":["https://openalex.org/I105454292"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102025045"],"corresponding_institution_ids":["https://openalex.org/I105454292"],"apc_list":null,"apc_paid":null,"fwci":0.5128,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.69335912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8559165596961975},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6279449462890625},{"id":"https://openalex.org/keywords/magnitude","display_name":"Magnitude (astronomy)","score":0.5876064300537109},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5724576711654663},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5541926622390747},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5428959131240845},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5348554849624634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5330473184585571},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5228655338287354},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.506740391254425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48496341705322266},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4708497226238251},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4514559209346771},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41626542806625366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3276275396347046},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.29754430055618286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2135334312915802},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15068399906158447},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1290082037448883},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.08442461490631104}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8559165596961975},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6279449462890625},{"id":"https://openalex.org/C126691448","wikidata":"https://www.wikidata.org/wiki/Q2028919","display_name":"Magnitude (astronomy)","level":2,"score":0.5876064300537109},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5724576711654663},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5541926622390747},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5428959131240845},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5348554849624634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5330473184585571},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5228655338287354},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.506740391254425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48496341705322266},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4708497226238251},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4514559209346771},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41626542806625366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3276275396347046},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.29754430055618286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2135334312915802},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15068399906158447},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1290082037448883},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.08442461490631104},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2016.7824703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2016.7824703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1974550126","https://openalex.org/W1988098241","https://openalex.org/W2071116779","https://openalex.org/W2121274992","https://openalex.org/W2122693377","https://openalex.org/W2309221519","https://openalex.org/W2969703090","https://openalex.org/W4255074571","https://openalex.org/W6698523335"],"related_works":["https://openalex.org/W2886813482","https://openalex.org/W2338212935","https://openalex.org/W2322567826","https://openalex.org/W173185306","https://openalex.org/W4232708231","https://openalex.org/W2966095919","https://openalex.org/W2578095891","https://openalex.org/W3023943545","https://openalex.org/W2159435335","https://openalex.org/W4378676343"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"a":[3,74],"new":[4],"design":[5,22,51,83],"of":[6,31,49,55,79],"low":[7],"power":[8,27,37],"two":[9],"bit":[10],"magnitude":[11],"comparator":[12],"with":[13,35,60],"adiabatic":[14],"logic":[15],"in":[16,26,77],"0.18\u00b5m":[17],"CMOS":[18],"technology.":[19],"The":[20],"proposed":[21,50,82],"shows":[23,52],"the":[24],"improvement":[25,54,76],"delay":[28],"product":[29],"(PDP)":[30],"66.76%":[32],"to":[33,41,45,57,65,69,86],"82.97%":[34],"varying":[36,62],"supply":[38],"for":[39,81],"1.1V":[40],"2.0V":[42],"as":[43,67,84],"compared":[44,68,85],"conventional":[46,70,88],"design.":[47,71],"PDP":[48,80],"an":[53],"73.98%":[56],"81.15":[58],"%":[59],"temperature":[61],"from":[63],"50\u00b0C":[64],"10\u00b0C":[66],"Results":[72],"show":[73],"significant":[75],"terms":[78],"existing":[87],"designs.":[89]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}