{"id":"https://openalex.org/W2548569671","doi":"https://doi.org/10.1109/ispacs.2015.7432790","title":"Analysis of propagation-delays in high-speed bipolar gates","display_name":"Analysis of propagation-delays in high-speed bipolar gates","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2548569671","doi":"https://doi.org/10.1109/ispacs.2015.7432790","mag":"2548569671"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2015.7432790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2015.7432790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033744529","display_name":"Yasushi Takahashi","orcid":"https://orcid.org/0000-0003-4249-2755"},"institutions":[{"id":"https://openalex.org/I184937672","display_name":"Chubu University","ror":"https://ror.org/02sps0775","country_code":"JP","type":"education","lineage":["https://openalex.org/I184937672"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yasushi Takahashi","raw_affiliation_strings":["Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan","institution_ids":["https://openalex.org/I184937672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103376291","display_name":"Keisuke Eguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I184937672","display_name":"Chubu University","ror":"https://ror.org/02sps0775","country_code":"JP","type":"education","lineage":["https://openalex.org/I184937672"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keisuke Eguchi","raw_affiliation_strings":["Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan","institution_ids":["https://openalex.org/I184937672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060845142","display_name":"Akinobu Itoh","orcid":"https://orcid.org/0000-0002-3049-3411"},"institutions":[{"id":"https://openalex.org/I184937672","display_name":"Chubu University","ror":"https://ror.org/02sps0775","country_code":"JP","type":"education","lineage":["https://openalex.org/I184937672"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akinobu Itoh","raw_affiliation_strings":["Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan","institution_ids":["https://openalex.org/I184937672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109470126","display_name":"Kiyoshi Ishii","orcid":"https://orcid.org/0000-0001-7117-3361"},"institutions":[{"id":"https://openalex.org/I184937672","display_name":"Chubu University","ror":"https://ror.org/02sps0775","country_code":"JP","type":"education","lineage":["https://openalex.org/I184937672"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kiyoshi Ishii","raw_affiliation_strings":["Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Engineering, Chubu University, Kasugai Aichi, Japan","institution_ids":["https://openalex.org/I184937672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033744529"],"corresponding_institution_ids":["https://openalex.org/I184937672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.22803454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"327","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.7431401610374451},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.7003939151763916},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5994892716407776},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5751233696937561},{"id":"https://openalex.org/keywords/common-emitter","display_name":"Common emitter","score":0.553307056427002},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.5311607122421265},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5166094899177551},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4960661828517914},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4830680191516876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4695357084274292},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.41048464179039},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40181320905685425},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39426904916763306},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3539328873157501},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33453255891799927},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3147912323474884},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1621522605419159},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15773987770080566},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15179437398910522},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12671539187431335},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.07570981979370117}],"concepts":[{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.7431401610374451},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.7003939151763916},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5994892716407776},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5751233696937561},{"id":"https://openalex.org/C46918542","wikidata":"https://www.wikidata.org/wiki/Q1648344","display_name":"Common emitter","level":2,"score":0.553307056427002},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.5311607122421265},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5166094899177551},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4960661828517914},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4830680191516876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4695357084274292},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.41048464179039},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40181320905685425},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39426904916763306},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3539328873157501},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33453255891799927},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3147912323474884},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1621522605419159},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15773987770080566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15179437398910522},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12671539187431335},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.07570981979370117},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2015.7432790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2015.7432790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1965848500","https://openalex.org/W1966891534","https://openalex.org/W1977580029","https://openalex.org/W2052446724","https://openalex.org/W2060546036","https://openalex.org/W2090158504","https://openalex.org/W2119129164"],"related_works":["https://openalex.org/W2798845339","https://openalex.org/W2912949236","https://openalex.org/W1545891137","https://openalex.org/W1986847619","https://openalex.org/W2095875220","https://openalex.org/W2022325305","https://openalex.org/W1966891534","https://openalex.org/W2035475131","https://openalex.org/W1505241952","https://openalex.org/W2548569671"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"novel":[3,66,125,146],"accurate":[4],"propagation-delay":[5,55,67,141],"expressions":[6,17,115,120,152,159],"for":[7,38,121,170],"evaluating":[8],"the":[9,54,58,88,97,111,114,132,167,185],"speed":[10,192],"performances":[11],"of":[12,57,87,113,136],"very-high-speed":[13],"bipolar":[14,62,80,198],"gates.":[15,200],"Our":[16,119],"were":[18,129],"derived":[19],"by":[20,116],"sensitivity":[21,117],"analysis":[22],"though":[23],"SPICE":[24],"simulations.":[25],"We":[26],"previously":[27],"developed":[28],"high-speed":[29,39,126,147,197],"emitter-coupled":[30],"logic":[31,35],"(ECL)":[32],"and":[33,60,91,105,124,145,179],"source-coupled":[34],"(SCL)":[36],"gates":[37,64,128,148],"operations":[40],"using":[41,65],"transient":[42],"currents":[43],"in":[44,78,101,143,184,196],"emitter":[45,92,106],"or":[46],"source":[47],"followers.":[48,93],"In":[49],"this":[50],"work,":[51],"we":[52,95],"analyze":[53],"times":[56,142,169],"conventional":[59,123,144],"proposed":[61],"ECL":[63,83,127,199],"expressions.":[68],"The":[69,82,140,158],"base-emitter":[70,98],"diffusion":[71,99],"capacitance":[72],"(CD)":[73],"is":[74],"a":[75,79],"speed-limiting":[76],"parameter":[77],"gate.":[81],"gate":[84],"mainly":[85],"consists":[86],"current":[89,102,186],"switch":[90,103,187],"Thus,":[94],"distinguished":[96],"capacitances":[100],"transistors":[104],"follower":[107],"ones":[108],"to":[109],"enhance":[110],"accuracy":[112],"analysis.":[118],"both":[122],"expressed":[130],"as":[131],"linear":[133],"weighted":[134],"sum":[135],"11":[137],"time":[138,194],"constants.":[139],"calculated":[149],"from":[150],"our":[151,162],"agree":[153],"well":[154],"with":[155],"simulation":[156],"results.":[157],"show":[160],"that":[161],"circuit":[163],"technique":[164],"can":[165],"reduce":[166],"delay":[168],"R":[171],"<sub":[172,176,181],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[173,177,182],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">B</sub>":[174],"C":[175],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">D</sub>":[178],"\u03c4":[180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">F</sub>":[183],"transistors,":[188],"which":[189],"are":[190],"dominant":[191],"limiting":[193],"constants":[195]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}