{"id":"https://openalex.org/W2548738683","doi":"https://doi.org/10.1109/ispacs.2015.7432777","title":"Optimized hardware algorithm for integer cube root calculation and its efficient architecture","display_name":"Optimized hardware algorithm for integer cube root calculation and its efficient architecture","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2548738683","doi":"https://doi.org/10.1109/ispacs.2015.7432777","mag":"2548738683"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2015.7432777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2015.7432777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030422145","display_name":"Rachmad Vidya Wicaksana Putra","orcid":"https://orcid.org/0000-0001-8597-4530"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":true,"raw_author_name":"Rachmad Vidya Wicaksana Putra","raw_affiliation_strings":["Institut Teknologi Bandung, Bandung, Jawa Barat, ID"],"affiliations":[{"raw_affiliation_string":"Institut Teknologi Bandung, Bandung, Jawa Barat, ID","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019689855","display_name":"Trio Adiono","orcid":"https://orcid.org/0000-0003-4808-9254"},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"Trio Adiono","raw_affiliation_strings":["Microelectronics Center Institut Teknologi, Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Center Institut Teknologi, Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030422145"],"corresponding_institution_ids":["https://openalex.org/I134635517"],"apc_list":null,"apc_paid":null,"fwci":0.701,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7619283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.71309494972229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7063801288604736},{"id":"https://openalex.org/keywords/cube","display_name":"Cube (algebra)","score":0.6090512275695801},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5760482549667358},{"id":"https://openalex.org/keywords/cube-root","display_name":"Cube root","score":0.5331446528434753},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5266197323799133},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.524493396282196},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.5119527578353882},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46502944827079773},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4532398581504822},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4446893632411957},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32759183645248413},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3012154996395111},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20839154720306396},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11900651454925537}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.71309494972229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7063801288604736},{"id":"https://openalex.org/C53051483","wikidata":"https://www.wikidata.org/wiki/Q861555","display_name":"Cube (algebra)","level":2,"score":0.6090512275695801},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5760482549667358},{"id":"https://openalex.org/C201661490","wikidata":"https://www.wikidata.org/wiki/Q1774143","display_name":"Cube root","level":2,"score":0.5331446528434753},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5266197323799133},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.524493396282196},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.5119527578353882},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46502944827079773},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4532398581504822},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4446893632411957},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32759183645248413},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3012154996395111},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20839154720306396},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11900651454925537},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2015.7432777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2015.7432777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2022431531","https://openalex.org/W2072190213","https://openalex.org/W2099469849","https://openalex.org/W2129357801","https://openalex.org/W2132553129","https://openalex.org/W2135499785","https://openalex.org/W2543609516","https://openalex.org/W2545833047","https://openalex.org/W6999264525"],"related_works":["https://openalex.org/W844236517","https://openalex.org/W2036963646","https://openalex.org/W3137064143","https://openalex.org/W3120369575","https://openalex.org/W2361782453","https://openalex.org/W1983726627","https://openalex.org/W4224309456","https://openalex.org/W4231947729","https://openalex.org/W1972449526","https://openalex.org/W4200304424"],"abstract_inverted_index":{"Scientific":[0],"applications,":[1],"digital":[2],"signal":[3],"processing,":[4],"and":[5,70,86,112,173],"multimedia":[6],"usually":[7],"need":[8],"to":[9,47],"compute":[10],"a":[11],"large":[12],"number":[13,85],"of":[14,18,27,39,83,140],"arithmetic":[15,30],"operations.":[16],"One":[17],"them":[19],"is":[20,25,33,45,78,94,127,132,138],"cube":[21,43,67,75,109],"root":[22,44,68,76,110],"operation.":[23],"It":[24],"one":[26],"the":[28,124,141],"fundamental":[29],"operation":[31],"which":[32],"not":[34],"received":[35],"much":[36],"attention.":[37],"Because":[38],"its":[40,71],"calculation":[41,69,77],"complexity,":[42],"difficult":[46],"implement":[48],"in":[49,56,98,151,170],"Field":[50],"Programmable":[51],"Gate":[52],"Array":[53],"(FPGA).":[54],"Hence":[55],"this":[57],"paper,":[58],"we":[59,105],"propose":[60],"an":[61],"optimized":[62,90],"hardware":[63,91],"algorithm":[64,92],"for":[65,163],"integer":[66,108],"efficient":[72],"architecture.":[73],"Integer":[74],"computed":[79],"by":[80,134],"using":[81],"3-digits":[82],"binary":[84],"iterative":[87],"calculation.":[88],"An":[89],"idea":[93],"reducing":[95],"computational":[96],"complexity":[97],"factor":[99],"generator":[100],"unit.":[101],"For":[102],"design":[103,125,130,142,146,158],"evaluations,":[104],"use":[106],"32-bit":[107,145],"architecture":[111,126],"simulate":[113],"it":[114],"with":[115,136,167],"several":[116,164],"test":[117],"vectors.":[118],"Evaluation":[119],"results":[120,169],"show":[121],"us":[122],"that":[123],"valid.":[128],"The":[129,157],"latency":[131],"defined":[133],"(N/3)+2,":[135],"N":[137],"bit-width":[139],"input.":[143],"Hence,":[144],"will":[147],"be":[148],"executed":[149],"only":[150],"((32+1)/3)+2":[152],"=":[153],"13":[154],"clock":[155],"cycles.":[156],"also":[159],"has":[160],"been":[161],"synthesized":[162],"FPGA":[165],"implementation":[166],"promising":[168],"area":[171],"consumption":[172],"speed.":[174]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}