{"id":"https://openalex.org/W2042481204","doi":"https://doi.org/10.1109/ispacs.2013.6704602","title":"Design of low power and high speed multiplexer based Thermometer to Gray encoder","display_name":"Design of low power and high speed multiplexer based Thermometer to Gray encoder","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2042481204","doi":"https://doi.org/10.1109/ispacs.2013.6704602","mag":"2042481204"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2013.6704602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2013.6704602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on Intelligent Signal Processing and Communication Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048679735","display_name":"Yogendra Gupta","orcid":"https://orcid.org/0000-0003-0273-6436"},"institutions":[{"id":"https://openalex.org/I33552525","display_name":"LNM Institute of Information Technology","ror":"https://ror.org/03jp7rg16","country_code":"IN","type":"education","lineage":["https://openalex.org/I33552525"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Yogendra Gupta","raw_affiliation_strings":["Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","institution_ids":["https://openalex.org/I33552525"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India","institution_ids":["https://openalex.org/I33552525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043921259","display_name":"Lokesh Garg","orcid":"https://orcid.org/0000-0002-5289-7820"},"institutions":[{"id":"https://openalex.org/I33552525","display_name":"LNM Institute of Information Technology","ror":"https://ror.org/03jp7rg16","country_code":"IN","type":"education","lineage":["https://openalex.org/I33552525"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lokesh Garg","raw_affiliation_strings":["Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","institution_ids":["https://openalex.org/I33552525"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India","institution_ids":["https://openalex.org/I33552525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019773779","display_name":"Sarthak Khandelwal","orcid":null},"institutions":[{"id":"https://openalex.org/I33552525","display_name":"LNM Institute of Information Technology","ror":"https://ror.org/03jp7rg16","country_code":"IN","type":"education","lineage":["https://openalex.org/I33552525"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sarthak Khandelwal","raw_affiliation_strings":["Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","institution_ids":["https://openalex.org/I33552525"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India","institution_ids":["https://openalex.org/I33552525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077555773","display_name":"Sanchit Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I33552525","display_name":"LNM Institute of Information Technology","ror":"https://ror.org/03jp7rg16","country_code":"IN","type":"education","lineage":["https://openalex.org/I33552525"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sanchit Gupta","raw_affiliation_strings":["Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","institution_ids":["https://openalex.org/I33552525"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India","institution_ids":["https://openalex.org/I33552525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082214145","display_name":"Sandeep Saini","orcid":"https://orcid.org/0000-0002-8906-8639"},"institutions":[{"id":"https://openalex.org/I33552525","display_name":"LNM Institute of Information Technology","ror":"https://ror.org/03jp7rg16","country_code":"IN","type":"education","lineage":["https://openalex.org/I33552525"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Saini","raw_affiliation_strings":["Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, The LNM Institute of Information Technology, Jaipur, India","institution_ids":["https://openalex.org/I33552525"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., LNM Inst. of Inf. Technol., Jaipur, India","institution_ids":["https://openalex.org/I33552525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048679735"],"corresponding_institution_ids":["https://openalex.org/I33552525"],"apc_list":null,"apc_paid":null,"fwci":0.5995,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.69280189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"501","last_page":"504"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.8834558725357056},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8297463655471802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6650718450546265},{"id":"https://openalex.org/keywords/gray-code","display_name":"Gray code","score":0.6151415705680847},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.6128320097923279},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.531425952911377},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47290289402008057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38034307956695557},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31368887424468994},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.24232414364814758},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1824660301208496},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1292685866355896},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0963791012763977},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.08977720141410828}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.8834558725357056},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8297463655471802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6650718450546265},{"id":"https://openalex.org/C129861397","wikidata":"https://www.wikidata.org/wiki/Q332772","display_name":"Gray code","level":2,"score":0.6151415705680847},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.6128320097923279},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.531425952911377},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47290289402008057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38034307956695557},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31368887424468994},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.24232414364814758},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1824660301208496},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1292685866355896},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0963791012763977},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.08977720141410828},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2013.6704602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2013.6704602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on Intelligent Signal Processing and Communication Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1633453202","https://openalex.org/W1948794405","https://openalex.org/W1973196985","https://openalex.org/W1983849809","https://openalex.org/W2024728130","https://openalex.org/W2060422862","https://openalex.org/W2121473728"],"related_works":["https://openalex.org/W2889082567","https://openalex.org/W2905305261","https://openalex.org/W3139879056","https://openalex.org/W2771350112","https://openalex.org/W2794169240","https://openalex.org/W2332538670","https://openalex.org/W170237449","https://openalex.org/W2008859680","https://openalex.org/W2138769346","https://openalex.org/W2079145315"],"abstract_inverted_index":{"This":[0,22,38,55],"paper":[1],"presents":[2],"an":[3],"improved":[4],"multiplexer":[5],"based":[6],"encoder":[7,14,23,39,47,100,109],"for":[8,81,138],"flash":[9,65,141],"analog-to-digital":[10],"converters.":[11],"The":[12,108,121],"proposed":[13],"is":[15,101,110,124],"designed":[16,111],"using":[17,134],"2":[18],":":[19],"1":[20],"multiplexers.":[21],"can":[24,48,59],"be":[25,49,60],"configured":[26,50],"to":[27],"operate":[28],"on":[29],"thermometer-code":[30],"with":[31,126],"reduced":[32],"resolution":[33,46,53,64],"without":[34],"any":[35],"extra":[36],"overhead.":[37],"shows":[40],"the":[41,104],"re-configurable":[42,57],"property":[43,58],"i.e.":[44],"higher":[45],"as":[51],"lower":[52],"encoder.":[54],"self":[56],"used":[61,71],"in":[62,72,79,84,112],"adaptive":[63],"ADCs.":[66],"Gray":[67],"codes":[68],"are":[69],"mainly":[70],"glitch":[73],"free":[74],"fast":[75],"circuit":[76],"design":[77],"and":[78,94,117,129],"communication":[80],"error":[82],"correction":[83],"digital":[85,106],"modulation":[86],"techniques.":[87],"Simulation":[88],"results":[89],"indicate":[90],"that":[91],"power,":[92],"delay":[93,128],"figure":[95,131],"of":[96,98,132],"merit":[97,133],"this":[99],"less":[102],"than":[103],"existing":[105],"encoders.":[107],"CMOS":[113],"BSIM4":[114],"90nm":[115],"technology":[116],"1.2V":[118,135],"power":[119,122,136],"supply.":[120],"consumption":[123],"69\u03bcW":[125],"7.375ns":[127],"511.58fJ":[130],"supply":[137],"5":[139],"bit":[140],"ADC.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}